- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372112 > SAA7104E (NXP SEMICONDUCTORS) Digital video encoder PDF資料下載
參數(shù)資料
| 型號： | SAA7104E |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 顏色信號轉換 |
| 英文描述： | Digital video encoder |
| 中文描述： | COLOR SIGNAL ENCODER, PBGA156 |
| 封裝： | 15 X 15 MM, 1.15 MM HEIGHT, PLASTIC, MS-034, SOT-472-1, BGA-156 |
| 文件頁數(shù)： | 18/70頁 |
| 文件大?。?/td> | 360K |
| 代理商： | SAA7104E |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁
2004 Mar 04
18
Philips Semiconductors
Product specification
Digital video encoder
SAA7104E; SAA7105E
14 24 00 00
54 00 00 00
use pattern entries 4, 1, 4 and 2 in this sequence (for sync-black-sync-black-null)
use pattern entries 4 and 5 in this sequence (for sync-black)
Write to subaddress D3H (no signals are directed to pins HSM_CSYNC and VSM)
00
CC 00
80 00
0A 00
CC 00
80 00
points to first entry of value array (index 0)
black level, to be added during active video
sync level LOW (minimum output voltage)
sync level HIGH (3-level sync)
black level (needed elsewhere)
null (identical to sync level LOW)
Write to subaddress DCH
0B
insertion is active, gain for signal is adapted accordingly
SEQUENCE
COMMENT
7.18
I
2
C-bus interface
The I
2
C-bus interface is a standard slave transceiver,
supporting 7-bit slave addresses and 400 kbits/s
guaranteed transfer rate. It uses 8-bit subaddressing with
an auto-increment function. All registers are write and
read, except two read only status bytes.
The register bit map consists of an RGB Look-Up Table
(LUT), a cursor bit map and control registers. The LUT
contains three banks of 256 bytes, where each RGB triplet
is assigned to one address. Thus a write access needs the
LUT address and three data bytes following subaddress
FFH. For further write access auto-incrementing of the
LUT address is performed. The cursor bit map access is
similar to the LUT access but contains only a single byte
per address.
The I
2
C-bus slave address is defined as 88H.
7.19
Power-down modes
In order to reduce the power consumption, the SAA7104E;
SAA7105E supports 2 power-down modes, accessible via
the I
2
C-bus. The analog power-down mode (DOWNA = 1)
turns off the digital-to-analog converters and the pixel
clock synthesizer. The digital power-down mode turns off
all internal clocks and sets the digital outputs to LOW
except the I
2
C-bus interface. The IC keeps its
programming and can still be accessed in this mode,
howevernotallregisterscanbereadorwrittento.Reading
or writing to the look-up tables, the cursor and the HD sync
generator require a valid pixel clock. The typical supply
current in full power-down is approximately 5 mA.
Because the analog power-down mode turns off the pixel
clock synthesizer, there are limitations in some
applications. If there is no pixel clock, the IC is not able to
set its outputs to LOW. So, in most cases, DOWNA and
DOWND should be set to logic 1 simultaneously. If the
EIDIV bit is logic 1, it should be set to logic 0 before
power-down.
7.20
Programming the SAA7104E; SAA7105E
TheSAA7104E;SAA7105Eneedstoprovideacontinuous
data stream at its analog outputs as well as receive a
continuous stream of data from its data source. Because
there is no frame memory isolating the data streams,
restrictions apply to the input frame timings.
Input and output processing of the SAA7104E; SAA7105E
are only coupled through the vertical frequencies. In
master mode, the encoder provides a vertical sync and an
odd/even pulse to the input processing. In slave mode, the
encoder receives them.
The parameters of the input field are mainly given by the
memory capacity of the SAA7104E; SAA7105E. The rule
is that the scaler and thus the input processing needs to
provide the video data in the same time frames as the
encoder reads them. Therefore, the vertical active video
times (and the vertical frequencies) need to be the same.
The second rule is that there has to be data in the buffer
FIFO when the encoder enters the active video area.
Therefore, the vertical offset in the input path needs to be
a bit shorter than the offset of the encoder.
相關PDF資料 |
PDF描述 |
|---|---|
| SAA7105E | Digital video encoder |
| SAA7104H | GT 38C 38#12 PIN PLUG |
| SAA7105H | Digital video encoder |
| SAA7105H | Digital video encoder |
| SAA7108 | PC-CODEC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| SAA7104H | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Digital video encoder |
| SAA7105E | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Digital video encoder |
| SAA7105E/V1/G | 功能描述:視頻 IC PC-DENC RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| SAA7105E/V1/G,518 | 功能描述:視頻 IC PC-DENC RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| SAA7105E/V1/G,557 | 功能描述:視頻 IC PC-DENC RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。