- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄225145 > SAB-XC164SM-8F40F (INFINEON TECHNOLOGIES AG) 16-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQFP64 PDF資料下載
參數(shù)資料
| 型號： | SAB-XC164SM-8F40F |
| 廠商： | INFINEON TECHNOLOGIES AG |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 16-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQFP64 |
| 封裝： | PLASTIC, TQFP-64 |
| 文件頁數(shù)： | 55/66頁 |
| 文件大小： | 613K |
| 代理商： | SAB-XC164SM-8F40F |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁當(dāng)前第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁
XC164SM
Derivatives
Electrical Parameters
Data Sheet
57
V1.0, 2005-11
The used mechanism to generate the master clock is selected by register PLLCON.
CPU and EBC are clocked with the CPU clock signal f
CPU. The CPU clock can have the
same frequency as the master clock (
f
CPU = fMC) or can be the master clock divided by
two:
f
CPU = fMC / 2. This factor is selected by bit CPSYS in register SYSCON1.
The specification of the external timing (AC Characteristics) depends on the period of the
CPU clock, called “TCP”.
The other peripherals are supplied with the system clock signal
f
SYS which has the same
frequency as the CPU clock signal
f
CPU.
Bypass Operation
When bypass operation is configured (PLLCTRL = 0x
B) the master clock is derived from
the internal oscillator (input clock signal XTAL1) through the input- and output-
prescalers:
f
MC = fOSC / ((PLLIDIV+1) × (PLLODIV+1)).
If both divider factors are selected as ‘1’ (PLLIDIV = PLLODIV = ‘0’) the frequency of
f
MC
directly follows the frequency of
f
OSC so the high and low time of fMC is defined by the duty
cycle of the input clock
f
OSC.
The lowest master clock frequency is achieved by selecting the maximum values for both
divider factors:
f
MC = fOSC / ((3 + 1) × (14 + 1)) = fOSC / 60.
Phase Locked Loop (PLL)
When PLL operation is configured (PLLCTRL = 11
B) the on-chip phase locked loop is
enabled and provides the master clock. The PLL multiplies the input frequency by the
factor F (
f
MC = fOSC × F) which results from the input divider, the multiplication factor, and
the output divider (F = PLLMUL+1 / (PLLIDIV+1
× PLLODIV+1)). The PLL circuit
synchronizes the master clock to the input clock. This synchronization is done smoothly,
i.e. the master clock frequency does not change abruptly.
Due to this adaptation to the input clock the frequency of
f
MC is constantly adjusted so it
is locked to
f
OSC. The slight variation causes a jitter of fMC which also affects the duration
of individual TCMs.
The timing listed in the AC Characteristics refers to TCPs. Because
f
CPU is derived from
f
MC, the timing must be calculated using the minimum TCP possible under the respective
circumstances.
The actual minimum value for TCP depends on the jitter of the PLL. As the PLL is
constantly adjusting its output frequency so it corresponds to the applied input frequency
(crystal or oscillator) the relative deviation for periods of more than one TCP is lower than
for one single TCP (see formula and Figure 4-6).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SAC1763512 | SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, DMA10 |
| SAC1763611 | SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, DMA10 |
| SADL-30-08-T-10.00-DP | INTERCONNECTION DEVICE |
| SAF58MVB70Z | 1 FUNCTIONS, 58 MHz, SAW-VIDEO/SOUND FILTER |
| SAFLCS-648-OT | DIP48, IC SOCKET |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SAB-XC167CI-16F20F | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:16-Bi t Single-Chip Microcontroller Preliminary |
| SAB-XC167CI-16F40F | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:16-Bi t Single-Chip Microcontroller Preliminary |
| SAC | 制造商:TSC 制造商全稱:Taiwan Semiconductor Company, Ltd 功能描述:Low Capacitance Transient Voltage Suppressor Diodes |
| SAC 8250 | 制造商:Edsyn International 功能描述:Bulk |
| SAC+0107 | 制造商:AIM Metals & Alloys LP 功能描述:Solder Bar-2.5lbs. 制造商:AIM PRODUCTS LLC. 功能描述:Solder Bar-2.5lbs. |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。