For more information www.linear.com/LTC6990 OPERATION is not stable, it will increase" />
參數資料
型號: SC-KIT-TBX
廠商: Linear Technology
文件頁數: 4/30頁
文件大?。?/td> 0K
描述: TIMERBLOX SAMPLE KIT
設計資源: TimerBlox Designer
特色產品: TimerBlox?
標準包裝: 1
系列: TimerBlox®
主要目的: 計時,時鐘振蕩器
嵌入式:
已用 IC / 零件: LTC6990,LTC6991,LTC6992-1,LTC6993-2,LTC6994-1
已供物品: 裸板,樣品 IC
LTC6990
12
6990fc
For more information www.linear.com/LTC6990
OPERATION
is not stable, it will increase the start-up time as the con-
verter waits for a stable result. Therefore, capacitance on
the DIV pin should be minimized so it will settle quickly.
Less than 100pF will not affect performance.
Output Enable
The OE pin controls the state of the LTC6990’s output as
seen on the OUT pin. Pulling the OE pin high enables the
oscillator output. Pulling it low disables the output. When
the output is disabled, it is either held low or placed in
a high impedance state as dictated by the Hi-Z bit value
(determined by the DIVCODE as described earlier). Table 2
summarizes the output control states.
Table 2. Output States
OE Pin
Hi-Z
OUT
1
X
Enabled, Output is Active
0
1
Disabled, Output is Hi-Z
0
Disabled, Output is Held Low
Figure 3 illustrates the timing for the OE function when
Hi-Z = 0. When OE is low, the output is disabled and OUT
is held low. Bringing OE high enables the output after a
delay, tENABLE, which synchronizes the enable to eliminate
sliver pulses and guarantee the correct width for the first
pulse. If NDIV = 1 or 2 this delay will be no longer than
the output period, tOUT. If NDIV > 2 the delay is limited to
twice the internal master oscillator period (or 2 tMASTER).
Forcing OE low will bring OUT low after a propagation
delay, tPD. If the output is high when OE falls, the output
pulse will be truncated.
As shown in Figure 4, setting Hi-Z = 1 places the output in
a high-impedance state when OE = 0. This feature allows
for“wired-OR”connectionsofmultipledevices.DrivingOE
high enables the output. The output will usually be forced
low during this time, although it is possible for OUT to
transition directly from high-impedance to a high output,
depending on the timing of the OE transition relative to
the internal oscillator. Once high, the first output pulse
will have the correct width (unless truncated by bringing
OE low again).
Figure 3. OE Timing Diagram (Hi-Z = 0)
6990 F03
OE
OUT
tPD
tENABLE
tOUT
Figure 4. OE Timing Diagram (Hi-Z = 1)
6990 F04
OE
OUT
tPD
tENABLE
tOUT
Hi-Z
相關PDF資料
PDF描述
ELC-09D822DF COIL CHOKE 8200UH RADIAL
GMC08DRAH CONN EDGECARD 16POS R/A .100 SLD
214A042-100/180-0 BOOT MOLDED
ELC-09D682DF COIL CHOKE 6800UH RADIAL
RCC12DRTN-S734 CONN EDGECARD 24POS DIP .100 SLD
相關代理商/技術參數
參數描述
SCKR1J 制造商:Vishay Dale 功能描述:S* C K U1 J E - Waffle Pack
SCKR1J0325 制造商:Vishay Dale 功能描述:S* C K U1 J R0325 E - Waffle Pack
SCKV100K3 制造商:SEMTECH 制造商全稱:Semtech Corporation 功能描述:STANDARD RECOVERY HIGH VOLTAGE RECTIFIER ASSEMBLY
SCKV12K30 制造商:Semtech Corporation 功能描述:A 1PHHW 2A STD 12KV
SCKV12K40 制造商:SEMTECH 制造商全稱:Semtech Corporation 功能描述:STANDARD RECOVERY HIGH VOLTAGE RECTIFIER ASSEMBLY