參數(shù)資料
型號: SC80C32XXX-36SV
廠商: ATMEL CORP
元件分類: 微控制器/微處理器
英文描述: 8-BIT, 36 MHz, MICROCONTROLLER, CDIP40
封裝: 0.600 INCH, SIDE BRAZED, DIP-40
文件頁數(shù): 29/109頁
文件大?。?/td> 10824K
代理商: SC80C32XXX-36SV
274
7593L–AVR–09/12
AT90USB64/128
7-3 - Reserved
The value read from these bits is always 0. Do not set these bits.
2 - LSM - USB Device Low Speed Mode selection
When configured USB is configured in device mode, this bit allows to select the USB the USB
Low Speed or Full Speed Mod.
Clear to select full speed mode (D+ internal pull-up will be activate with the ATTACH bit will be
set) .
Set to select low speed mode (D- internal pull-up will be activate with the ATTACH bit will be
set). This bit has no effect when the USB interface is configured in HOST mode.
1- RMWKUP - Remote Wake-up bit
Set to send an “upstream-resume” to the host for a remote wake-up (the SUSPI bit must be set).
Cleared by hardware when signalling finished. Clearing by software has no effect.
See Section 23.10, page 266 for more details.
0 - DETACH - Detach bit
Set to physically detach de device (disconnect internal pull-up on D+ or D-).
Clear to reconnect the device. See Section 23.9, page 265 for more details.
7 - Reserved
The value read from this bits is always 0. Do not set this bit.
6 - UPRSMI - Upstream Resume Interrupt flag
Set by hardware when the USB controller is sending a resume signal called “Upstream
Resume”. This triggers an USB interrupt if UPRSME is set.
Shall be cleared by software (USB clocks must be enabled before). Setting by software has no
effect.
5 - EORSMI - End Of Resume Interrupt flag
Set by hardware when the USB controller detects a good “End Of Resume” signal initiated by
the host. This triggers an USB interrupt if EORSME is set.
Shall be cleared by software. Setting by software has no effect.
4 - WAKEUPI - Wake-up CPU Interrupt flag
Set by hardware when the USB controller is re-activated by a filtered non-idle signal from the
lines (not by an upstream resume). This triggers an interrupt if WAKEUPE is set. This interrupt
should be enable only to wake up the CPU core from power down mode.
Shall be cleared by software (USB clock inputs must be enabled before). Setting by software
has no effect.
See Section 23.8, page 265 for more details.
Bit
7
65432
1
0
-
UPRSMI
EORSMI
WAKEUPI
EORSTI
SOFI
-
SUSPI
UDINT
Read/write
Initial value
0
00000
0
相關PDF資料
PDF描述
SJ80C32XXX-12SV 8-BIT, 12 MHz, MICROCONTROLLER, CQCC44
S80C52EXXX-20SHXXX:D 8-BIT, MROM, 20 MHz, MICROCONTROLLER, PQCC44
SCC9521002-01C 8-BIT, 30 MHz, MICROCONTROLLER, CDIP40
S80C52XXX-12D 8-BIT, MROM, 12 MHz, MICROCONTROLLER, PQCC44
S80C32E-40SHXXX:RD 8-BIT, 40 MHz, MICROCONTROLLER, PQCC44
相關代理商/技術(shù)參數(shù)
參數(shù)描述
SC80C451ACN64 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
SC80C451AGN64 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
SC80C451CCA68 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:80C51 8-bit microcontroller family 4K/128 OTP/ROM/ROMless, expanded I/O
SC80C451CCN64 制造商:NXP Semiconductors 功能描述:
SC80C451CGA68 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:80C51 8-bit microcontroller family 4K/128 OTP/ROM/ROMless, expanded I/O