參數(shù)資料
型號: SC80C32XXX-36SV
廠商: ATMEL CORP
元件分類: 微控制器/微處理器
英文描述: 8-BIT, 36 MHz, MICROCONTROLLER, CDIP40
封裝: 0.600 INCH, SIDE BRAZED, DIP-40
文件頁數(shù): 92/109頁
文件大?。?/td> 10824K
代理商: SC80C32XXX-36SV
69
ATtiny20 [DATASHEET]
8235E–AVR–03/2013
Figure 11-10.Timer/Counter Timing Diagram, Setting of OCF0x, with Prescaler (f
clk_I/O/8)
Figure 11-11 on page 69 shows the setting of OCF0A and the clearing of TCNT0 in CTC mode and fast PWM mode
where OCR0A is TOP.
Figure 11-11.Timer/Counter Timing Diagram, Clear Timer on Compare Match mode, with Prescaler (f
clk_I/O/8)
11.9
Register Description
11.9.1 TCCR0A – Timer/Counter Control Register A
Bits 7:6 – COM0A[1:0] : Compare Match Output A Mode
These bits control the Output Compare pin (OC0A) behavior. If one or both of the COM0A[1:0] bits are set, the OC0A
output overrides the normal port functionality of the I/O pin it is connected to. However, note that the Data Direction
Register (DDR) bit corresponding to the OC0A pin must be set in order to enable the output driver.
OCFnx
OCRnx
TCNTn
OCRnx Value
OCRnx - 1
OCRnx
OCRnx + 1
OCRnx + 2
clk
I/O
clk
Tn
(clk
I/O/8)
OCFnx
OCRnx
TCNTn
(CTC)
TOP
TOP - 1
TOP
BOTTOM
BOTTOM + 1
clk
I/O
clk
Tn
(clk
I/O/8)
Bit
7
6
5
4
3
2
1
0
COM0A1
COM0A0
COM0B1
COM0B0
WGM01
WGM00
TCCR0A
Read/Write
R/W
R
R/W
Initial Value
0
相關(guān)PDF資料
PDF描述
SJ80C32XXX-12SV 8-BIT, 12 MHz, MICROCONTROLLER, CQCC44
S80C52EXXX-20SHXXX:D 8-BIT, MROM, 20 MHz, MICROCONTROLLER, PQCC44
SCC9521002-01C 8-BIT, 30 MHz, MICROCONTROLLER, CDIP40
S80C52XXX-12D 8-BIT, MROM, 12 MHz, MICROCONTROLLER, PQCC44
S80C32E-40SHXXX:RD 8-BIT, 40 MHz, MICROCONTROLLER, PQCC44
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SC80C451ACN64 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
SC80C451AGN64 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
SC80C451CCA68 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:80C51 8-bit microcontroller family 4K/128 OTP/ROM/ROMless, expanded I/O
SC80C451CCN64 制造商:NXP Semiconductors 功能描述:
SC80C451CGA68 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:80C51 8-bit microcontroller family 4K/128 OTP/ROM/ROMless, expanded I/O