SCF5250 Data Sheet: Technical Data, Rev. 1.3 Freescale Se" />
參數(shù)資料
型號(hào): SCF5250LAG100
廠商: Freescale Semiconductor
文件頁數(shù): 23/56頁
文件大?。?/td> 0K
描述: IC MPU COLDFIRE 100MHZ 144-LQFP
標(biāo)準(zhǔn)包裝: 60
系列: SCF52xx
核心處理器: Coldfire V2
芯體尺寸: 32-位
速度: 100MHz
連通性: EBI/EMI,I²C,IDE,MMC,SPI,UART/USART
外圍設(shè)備: DMA,I²S,POR,串行音頻,WDT
輸入/輸出數(shù): 57
程序存儲(chǔ)器類型: ROMless
RAM 容量: 128K x 8
電壓 - 電源 (Vcc/Vdd): 1.08 V ~ 1.32 V
數(shù)據(jù)轉(zhuǎn)換器: A/D 6x12b
振蕩器型: 內(nèi)部
工作溫度: -20°C ~ 70°C
封裝/外殼: 144-LQFP
包裝: 托盤
SCF5250 Data Sheet: Technical Data, Rev. 1.3
Freescale Semiconductor
3
1.2.2
DMA Controller
The SCF5250 provides four fully programmable DMA channels for quick data transfer. Single and dual
address mode is supported with the ability to program bursting and cycle stealing. Data transfer is
selectable as 8, 16, 32, or 128-bits. Packing and unpacking is supported.
Two internal audio channels and the dual UART can be used with the DMA channels. All channels can
perform memory to memory transfers. The DMA controller has a user-selectable, 24- or 16-bit counter and
a programmable DMA exception handler.
External requests are not supported.
1.2.3
Enhanced Multiply and Accumulate Module (EMAC)
The integrated EMAC unit provides a common set of DSP operations and enhances the integer multiply
instructions in the ColdFire architecture. The EMAC provides functionality in three related areas:
1. Faster signed and unsigned integer multiplies
2. New multiply-accumulate operations supporting signed and unsigned operands
3. New miscellaneous register operations
Multiplies of 16x16 and 32x32 with 48-bit accumulates are supported in addition to a full set of extensions
for signed and unsigned integers plus signed, fixed-point fractional input operands. The EMAC has a
single-clock issue for 32x32-bit multiplication instructions and implements a four-stage execution
pipeline.
1.2.4
Instruction Cache
The instruction cache improves system performance by providing cached instructions to the execution unit
in a single clock. The SCF5250 processor uses a 8K-byte, direct-mapped instruction cache to achieve 107
MIPS at 120 MHz. The cache is accessed by physical addresses, where each 16-byte line consists of an
address tag and a valid bit. The instruction cache also includes a bursting interface for 16-bit and 8-bit port
sizes to quickly fill cache lines.
1.2.5
Internal 128-KByte SRAM
The 128-KByte on-chip SRAM is available in two banks, SRAM0 (64K) and SRAM1 (64K). It provides
one clock-cycle access for the ColdFire core. This SRAM can store processor stack and critical code or
data segments to maximize performance. Memory in SRAM1 can be accessed under DMA.
1.2.6
SDRAM Controller
The SCF5250 SDRAM controller provides a glueless interface for one bank of SDRAM up to 32 MB
(256 Mbits). The controller supports a 16-bit data bus. A unique addressing scheme allows for increases
in system memory size without rerouting address lines and rewiring boards. The controller operates in
page mode, non-page mode, and burst-page mode and supports SDRAMS.
相關(guān)PDF資料
PDF描述
SDC1740-411B IC CONV SYNCHRO-DGTL 12B 32-DIP
SDM-USB-QS-S_ MODULE USB LOW SPEED
SI2457-D-GT IC ISOMODEM GLOBAL DAA 24TSSOP
SI3016-BS IC LINE-SIDE DAA 16SOIC
SI3452D-B01-GM IC POE CONTROLLER MIDSPAN 40QFN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SCF5250LPV100 制造商:Rochester Electronics LLC 功能描述:- Bulk
SCF5250PV120 制造商:Rochester Electronics LLC 功能描述:AMADEUS PLUS - Bulk
SCF5250VM120 功能描述:MCU 32BIT 120MHZ AUD 196-MAPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:SCF52xx 標(biāo)準(zhǔn)包裝:1 系列:87C 核心處理器:MCS 51 芯體尺寸:8-位 速度:16MHz 連通性:SIO 外圍設(shè)備:- 輸入/輸出數(shù):32 程序存儲(chǔ)器容量:8KB(8K x 8) 程序存儲(chǔ)器類型:OTP EEPROM 大小:- RAM 容量:256 x 8 電壓 - 電源 (Vcc/Vdd):4 V ~ 6 V 數(shù)據(jù)轉(zhuǎn)換器:- 振蕩器型:外部 工作溫度:0°C ~ 70°C 封裝/外殼:44-DIP 包裝:管件 其它名稱:864285
SCF5251VM 制造商:Freescale Semiconductor 功能描述:
SCF54417M0CMJ250 制造商:Freescale Semiconductor 功能描述:COLDFIREV4M CORE - Bulk