- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16517 > SI3220PPT0-EVB (Silicon Laboratories Inc)BOARD EVAL W/SI3200 INTERFACE PDF資料下載
參數(shù)資料
| 型號(hào)： | SI3220PPT0-EVB |
| 廠商： | Silicon Laboratories Inc |
| 文件頁(yè)數(shù)： | 13/112頁(yè) |
| 文件大小： | 0K |
| 描述： | BOARD EVAL W/SI3200 INTERFACE |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | ProSLIC® |
| 主要目的： | 接口，模擬前端（AFE） |
| 已用 IC / 零件： | Si3220 |
| 已供物品： | 板，CD |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)當(dāng)前第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)
Si3220/25 Si3200/02
Rev. 1.3
11
Not
Recommended
fo
r N
ew
D
gn
s
Table 5. AC Characteristics
(VDD, VDD1 – VDD4 = 3.13 to 5.25 V, TA = 0 to 70 °C for K/F-Grade, –40 to 85 °C for B/G-Grade)
Parameter
Test Condition
Min
Typ
Max
Unit
TX/RX Performance
Overload Level
2.5
—
VPK
Overload Compression
2-Wire – PCM
—
Single Frequency Distortion1
2-Wire – PCM or PCM – 2-Wire:
200Hz to 3.4kHz
—
–85
–65
dB
PCM – 2-Wire – PCM:
200 Hz – 3.4 kHz,
16-bit Linear mode
—
–87
–65
dB
Signal-to-(Noise + Distortion)
Ratio2
200Hz to 3.4kHz
D/A or A/D 8-bit
Active off-hook, and OHT, any ZT
—
Audio Tone Generator Signal-to-
Distortion Ratio2
0 dBm0, Active off-hook, and
OHT, any ZT
46
—
dB
Intermodulation Distortion
—
–41
dB
Gain Accuracy2
2-Wire to PCM or PCM to 2-Wire
1014 Hz, Any gain setting
–0.25
—
+0.25
dB
Attenuation Distortion vs. Freq.
0 dBm 0
—
Group Delay vs. Frequency
—
Gain Tracking3
1014 Hz sine wave,
reference level –10 dBm
Signal level:
——
—
3 dB to –37 dB
—
± 0.25
dB
–37 dB to –50 dB
—
± 0.5
dB
–50 dB to –60 dB
—
± 1.0
dB
Round-Trip Group Delay
1014 Hz, Within same time-slot
—
600
700
s
Crosstalk between Channels
TX or RX to TX
TX or RX to RX
0dBm0,
300Hz to 3.4kHz
—
–108
–75
dB
Gain Step Increment4
Step size around 0 dB
—
±0.0005
—
dB
2-Wire Return Loss5
200Hz to 3.4kHz
26
30
—
dB
Transhybrid Balance5
300Hz to 3.4kHz
34
40
—
dB
Notes:
1. The input signal level should be 0 dBm0 for frequencies greater than 100 Hz. For 100 Hz and below, the level should
be –10 dBm0. The output signal magnitude at any other frequency will be smaller than the maximum value specified.
2. Analog signal measured as VTIP – VRING. Assumes ideal line impedance matching.
3. The quantization errors inherent in the /A-law companding process can generate slightly worse gain tracking
performance in the signal range of 3 to –37 dB for signal frequencies that are integer divisors of the 8 kHz PCM
sampling rate.
4. The digital gain block is a linear multiplier that is programmable from –
to +6 dB. The step size in dB varies over the
complete range. See "3.25. Audio Path Processing" on page 70.
5. VDD1 – VDD4 = 3.3 V, VBAT = –52 V, no fuse resistors, RL = 600 , ZS = 600 synthesized using RS register
coefficients.
6. The level of any unwanted tones within the bandwidth of 0 to 4 kHz does not exceed –55 dBm.
7. The OBIAS and ABIAS registers program the dc bias current through the SLIC in the on-hook transmission and off-
hook active conditions, respectively. This per-pin total current setting should be selected so it can accommodate the
sum of the metallic and longitudinal currents through each of the TIP and RING leads for a given application.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M3AAA-2640K | IDC CABLE - MSC26A/MC26F/MSC26A |
| REC5-4805DRWZ/H6/A | CONV DC/DC 5W 18-72VIN +/-05VOUT |
| SI3216MPPQ1-EVB | BOARD EVAL W/SI3201 INTERFACE |
| VI-JVV-EZ-S | CONVERTER MOD DC/DC 5.8V 25W |
| UUR1V101MNL1GS | CAP ALUM 100UF 35V 20% SMD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SI3220PPT-EVB | 制造商:SILABS 制造商全稱:SILABS 功能描述:EVALUATION BOARD FOR THE Si3220 DUAL PROSLIC |
| SI3220PPTX-EVB | 功能描述:音頻 IC 開(kāi)發(fā)工具 Si3220 Eval Board RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評(píng)估:TAS5614L 工作電源電壓:12 V to 38 V |
| SI3220-X-FQ | 制造商:SILABS 制造商全稱:SILABS 功能描述:DUAL PROSLIC㈢ PROGRAMMABLE CMOS SLIC/CODEC |
| SI3220-X-GQ | 制造商:SILABS 制造商全稱:SILABS 功能描述:DUAL PROSLIC㈢ PROGRAMMABLE CMOS SLIC/CODEC |
| SI3225 | 制造商:SILABS 制造商全稱:SILABS 功能描述:DUAL PROSLIC㈢ PROGRAMMABLE CMOS SLIC/CODEC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。