參數(shù)資料
型號: SI3225DC0-EVB
廠商: Silicon Laboratories Inc
文件頁數(shù): 109/112頁
文件大小: 0K
描述: DAUGHTER CARD W/SI3200 INTERFACE
標(biāo)準(zhǔn)包裝: 1
系列: ProSLIC®
主要目的: 接口,模擬前端(AFE)
已用 IC / 零件: Si3225
已供物品: 板,CD
Si3220/25 Si3200/02
96
Rev. 1.3
Not
Recommended
fo
r N
ew
D
esi
gn
s
The interrupt information for channels A and B is a
single bit that indicates that one or more interrupts might
exist on the respective channel. Each of the individual
interrupt flags (see registers 18–20) can be individually
masked by writing the appropriate bit in registers 21–23
to ignore specific interrupts. When using the GCI mode,
the user should verify that each of the desired interrupt
bits are set so the upstream SC channel byte includes
the required interrupt functions.
3.32. System Testing
The Dual ProSLIC devices include a complete suite of
test tools to test the functionality of the line card and
detect fault conditions present on the TIP/RING pair.
Using one of the loopback test modes with the signal
generation and measurement tools eliminates the need
for per-line test relays and centralized test equipment.
3.32.1. Loopback Modes
Three loopback test options are available for the Dual
ProSLIC devices:
The codec loopback path encompasses almost
entirely the electronics of both the transmit and
receive paths. The analog signal at the output of the
receive path is fed back to the input of the transmit
path through a feedback path on the analog side of
the audio codec. Both the impedance synthesis and
transhybrid balance functions are disabled in this
mode. (See DLM3 path in Figure 11 on page 25.)
The signal path starts with 8-bit PCM data input to
the receive path and ends with 8-bit PCM data at the
output of the transmit path. The user can bypass the
companding process and interface directly to the 16-
bit data.
A second digital loopback takes the receive path
digital stream and routes it back to the transmit path
via the transhybrid feedback path. (See DLM2 path
through block H in Figure 11.) This mode
characterizes the transhybrid filter response. The
transhybrid block can also be disabled (set to unity
gain) in this mode for diagnosing the digital gain
blocks and filter stages in both transmit and receive
paths. The signal path starts with 8-bit PCM data
input to the receive path and ends with 8-bit PCM
data at the output of the transmit path. The user can
bypass the companding process and interface
directly to the 16-bit data.
A third digital loopback takes the digital stream at the
output of the -Law/A-Law expander and feeds it
back to the input of the -Law/A-Law compressor.
(See DLM1 path in Figure 11.) This path verifies that
the host is connected correctly with the Dual
ProSLIC through the PCM interface and that the
PCLK and FSYNC signals are correctly set. This
mode also can test the -Law/A-Law companding
process. The signal path starts with 8-bit PCM data
input to the receive path and ends with 8-bit PCM
data at the output of the transmit path. The user can
also connect directly to the 16-bit data to eliminate
the -Law/A-Law companding process when testing
the PCM interface.
3.32.2. Line Test and Diagnostics
The Dual ProSLIC devices provide a variety of signal
generation and measurement tools that facilitate fault
detection and parametric diagnostics on the TIP/RING
pair and line card functionality verification. The Dual
ProSLIC
generates
test
signals,
measures
the
appropriate voltage/current/signal levels, and processes
the results to provide a meaningful result to the user.
Interaction is required from the host microprocessor to
load the test parameters into the appropriate registers,
initiate the test(s), and read the results from the
registers. In some cases, the host processor might also
be required to perform some simple mathematics to
achieve the results. Software modules are available to
simplify integration of the diagnostics functions into the
system. The need for test relays and a separate test
head is eliminated in most applications. To address
legacy applications, all versions of the Dual ProSLIC
include test-in and test-out relay drivers to switch in a
centralized test card.
The Dual ProSLIC line test and diagnostics capabilities
are categorized into three sections: signal generation
tools, measurement tools, and diagnostics capabilities.
Using these signal generation and measurement tools,
a variety of other diagnostic functions can be performed
to
meet
the
unique
requirements
of
specific
applications. Table 52 summarizes the ranges and
capabilities of the signal generation and measurement
tools.
相關(guān)PDF資料
PDF描述
SEK220M400ST CAP ALUM 22UF 400V 20% RADIAL
CP2201EK KIT EVAL FOR CP2201 ETH CTRLR
PM1210-820J-RC INDUCTOR 82UH 5% 1210 SMD
H3WWH-6036G IDC CABLE - HPL60H/AE60G/HPL60H
UPS2C471MRD CAP ALUM 470UF 160V 20% RADIAL
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SI3225DCX-EVB 功能描述:子卡和OEM板 Si3225 Daughter Card RoHS:否 制造商:BeagleBoard by CircuitCo 產(chǎn)品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit
Si3225-FQ 功能描述:電信線路管理 IC Dual-Channel SLIC/ codec RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray
SI3225-FQR 制造商:Silicon Laboratories Inc 功能描述:
Si3225-G-FQ 功能描述:電信線路管理 IC Dual-Channel SLIC codec RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray
SI3225-G-FQR 功能描述:電信線路管理 IC Dual-CH SLIC/codec Ext Ringing Support RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray