- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1967 > SI3452D-B01-GM (Silicon Laboratories Inc)IC POE CONTROLLER MIDSPAN 40QFN PDF資料下載
參數(shù)資料
| 型號： | SI3452D-B01-GM |
| 廠商： | Silicon Laboratories Inc |
| 文件頁數(shù)： | 7/36頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC POE CONTROLLER MIDSPAN 40QFN |
| 特色產(chǎn)品： | Si3452 Quad High-Voltage Port Controller for PoE and PoE+PSEs |
| 標(biāo)準(zhǔn)包裝： | 50 |
| 控制器類型： | 以太網(wǎng)供電控制器（POE） |
| 接口： | I²C |
| 電源電壓： | 3 V ~ 3.6 V |
| 電流 - 電源： | 14mA |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 40-VFQFN 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 40-QFN（6x6） |
| 包裝： | 管件 |
| 配用： | SMARTPSE24-KIT-ND - KIT EVAL REF 24PORT SPI/UART |
| 其它名稱： | 336-1835-5 |
第1頁第2頁第3頁第4頁第5頁第6頁當(dāng)前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
Si3452
Rev. 1.3
15
4.8. SMBus/I2C Interface Description
The I2C interface is a two-wire, bidirectional serial bus. The I2C is compliant with the System Management Bus
Specification (SMBus), version 1.1 and compatible with the I2C serial bus. Reads and writes to the interface by the
system controller are byte-oriented with the I2C interface autonomously controlling the serial transfer of the data. A
method of extending the clock-low duration is available to accommodate devices with different speed capabilities
on the same bus. The I2C provides control of SDA (serial data), SCL (serial clock) generation and synchronization,
arbitration logic, and START/STOP control and generation.
A typical I2C transaction consists of a START condition followed by an address byte (Bits7–1: 7-bit slave address;
Bit0: R/W direction bit), one or more bytes of data, and a STOP condition. Each byte that is received (by a master
or slave) must be acknowledged (ACK) with a low SDA during a high SCL (see Figure 6). If the receiving device
does not ACK, the transmitting device will read a NACK (not acknowledge), which is a high SDA during a high
SCL.
The direction bit (R/W) occupies the least-significant bit position of the address byte. The direction bit is set to logic
1 to indicate a “READ” operation and cleared to logic 0 to indicate a “WRITE” operation. All transactions are
initiated by a master, with one or more addressed slave devices as the target. The master generates the START
condition and then transmits the slave address and direction bit. If the transaction is a WRITE operation from the
master to the slave, the master transmits the data one byte at a time, waiting for an ACK from the slave at the end
of each byte.
For READ operations, the slave transmits the data waiting for an ACK from the master at the end of each byte. At
the end of the data transfer, the master generates a STOP condition to terminate the transaction and free the bus.
Silicon Laboratories recommends the use of bidirectional digital isolators, such as the Si840x, to isolate the I2C
communications interface between the Si3452 high-voltage port controllers and the system host controller.
Figure 6. Typical I2C Bus Transactions
The Si3452 does not support the alert response address (ARA) protocol. Polling is used to determine which
controller is interrupting in an interrupt-driven system.
0
1
0
A3A2 A1A0 R/W#
ACK by IC
A7 A6 A5 A4 A3 A2 A1 A0
ACK by IC
D7 D6 D5 D4 D3 D2 D1 D0
ACK by IC
STOP by Master
START
Fixed IC
Address
Pin Set IC
Address
Slave Address
Register Address
Write Data
01
0
A3 A2 A1 A0 R/W#
ACK by IC
A7 A6 A5 A4 A3 A2 A1 A0
ACK by IC
START
Fixed IC
Address
Pin Set IC
Address
Slave Address
Register Address
Setup Register Address
START
0
1
0
A3A2 A1A0 R/W#
ACK by IC
D7 D6 D5 D4 D3 D2 D1 D0
Not ACK by Master
STOP by Master
Fixed IC
Address
Pin Set IC
Address
Slave Address
Register Data
Transfer Data to Setup Address
Write Sequence
Read Sequence
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SI4126-F-BMR | IC SYNTHESIZER RF2/IF 28MLP |
| SI5040-A-GM | IC TXRX XFP 10GBPS 32LGA |
| SI5100-G-BC | IC TXRX SERIAL/DESERIAL 195CBGA |
| SI5110-G-BC | IC TXRX SERIAL/DESERIAL 99BGA |
| SI9200EY | IC PROCESSOR NTWRK SOC 8SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SI3452D-B01-GMR | 功能描述:熱插拔功率分布 Quad PoE+ PSE Port Controller RoHS:否 制造商:Texas Instruments 產(chǎn)品:Controllers & Switches 電流限制: 電源電壓-最大:7 V 電源電壓-最小:- 0.3 V 工作溫度范圍: 功率耗散: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Tube |
| SI3452D-B02-GM | 制造商:Silicon Laboratories Inc 功能描述:QUAD HIGH-VOLTAGE PORT CONTROLLER FOR POE AND POE+ PSES 制造商:Silicon Laboratories Inc 功能描述:QUAD POE+ PSE PORT CONTROLLER (AUTO, MIDSPAN, DV/DT DISCONNE - Trays 制造商:Silicon Laboratories Inc 功能描述:IC POE PSE PORT CTLR QUAD 40QFN 制造商:Silicon Laboratories Inc 功能描述:Quad PoE+ PSE Port Controller 制造商:Silicon Laboratories 功能描述:QUAD HIGH-VOLTAGE PORT CONTROLLER FOR POE AND POE+ PSES |
| SI3452D-B02-GMR | 制造商:Silicon Laboratories Inc 功能描述:QUAD POE+ PSE PORT CONTROLLER (AUTO, MIDSPAN, DV/DT DISCONNE - Tape and Reel 制造商:Silicon Laboratories Inc 功能描述:IC POE PSE PORT CTLR QUAD 40QFN 制造商:Silicon Laboratories Inc 功能描述:Quad PoE+ PSE Port Controller |
| Si3452MS8-KIT | 功能描述:電源管理IC開發(fā)工具 8-Port PoE/PoE+ Midspan PSE Eval Kit RoHS:否 制造商:Maxim Integrated 產(chǎn)品:Evaluation Kits 類型:Battery Management 工具用于評估:MAX17710GB 輸入電壓: 輸出電壓:1.8 V |
| SI3453 | 制造商:SILABS 制造商全稱:SILABS 功能描述:QUAD HIGH-VOLTAGE PORT CONTROLLER FOR POE AND POE PSES |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。