- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2109 > SI5374B-A-GL (Silicon Laboratories Inc)IC CLK GEN/JITTER ATTEN 80LBGA PDF資料下載
參數(shù)資料
| 型號： | SI5374B-A-GL |
| 廠商： | Silicon Laboratories Inc |
| 文件頁數(shù)： | 8/69頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CLK GEN/JITTER ATTEN 80LBGA |
| 標(biāo)準(zhǔn)包裝： | 240 |
| 系列： | DSPLL® |
| 類型： | 時鐘發(fā)生器，漂移衰減器 |
| PLL： | 是 |
| 輸入： | 時鐘 |
| 輸出： | CML，CMOS，LVDS，LVPECL |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 8:8 |
| 差分 - 輸入:輸出： | 是/是 |
| 頻率 - 最大： | 808MHz |
| 除法器/乘法器： | 是/是 |
| 電源電壓： | 1.71 V ~ 2.75 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 80-LBGA |
| 供應(yīng)商設(shè)備封裝： | 80-BGA（10x10） |
| 包裝： | 托盤 |
| 其它名稱： | 336-2046 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當(dāng)前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁
Si5374
16
Rev. 1.1
The Si5374 is a highly integrated jitter-attenuating clock
multiplier that integrates four fully independent DSPLLs
and provides ultra-low jitter generation with less than
410 fs RMS. Configuration and control of the Si5374 is
mainly handled through the I2C interface. The device
accepts clock inputs ranging from 2 kHz to 710 MHz
and generates independent, synchronous clock outputs
ranging from 2 kHz to 808 MHz for each DSPLL.
Virtually any frequency translation (M/N) combination
across its operating range is supported. The Si5374
supports a digitally programmable loop bandwidth that
can range from 4 to 525 Hz requiring no external loop
filter
components.
An
external
single-ended
or
differential reference clock or XO is required for the
device to enable ultra-low jitter generation and jitter
attenuation.
The device monitors each input clock for loss-of-signal
(LOS) and provides a LOS alarm when missing pulses
on any of the input clocks are detected. The device
monitors the lock status of each DSPLL and provides a
Loss-of-Lock (LOL) alarm when the DSPLL is unlocked.
The lock detect algorithm continuously monitors the
phase of the selected input clock in relation to the phase
of the feedback clock. See application note, "AN803:
Lock and Settling Time Considerations for the
Si5324/27/69/74
Any-Frequency
Jitter
Attenuating
Clock ICs."
The Si5374 provides a holdover capability that allows
the device to continue generation of a stable output
clock when the input reference is lost. The reference
oscillator can be internally routed into CKIN2_q, so free-
running clock generation is supported for each DSPLL
offering simultaneous synchronous and asynchronous
operation.
The output drivers are configurable to support common
signal formats, such as LVPECL, LVDS, CML, and
CMOS loads. If the CMOS signal format is selected,
each differential output buffer generates two in-phase
CMOS clocks at the same frequency. For system-level
debugging, a DSPLL bypass mode drives the clock
output directly from the selected input clock, bypassing
the internal DSPLL.
Silicon Laboratories offers a PC-based software utility,
Si537xDSPLLsim that can be used to determine valid
frequency plans and loop bandwidth settings to simplify
device setup. Si537xDSPLLsim provides the optimum
input, output, and feedback divider values for a given
input frequency and clock multiplication ratio that
minimizes phase noise. This utility can be downloaded
from
For
further
assistance, refer to the Si53xx Any-Frequency Precision
Clocks Family Reference Manual.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SI5375B-A-GL | IC CLK GEN/JITTER ATTEN 80LBGA |
| SI8241CB-B-IS1 | IC AUDIO DRIVER PWM 16-SOIC |
| SKY72300-21 | IC SYNTHESIZER 2.1GHZ 28-EPTSSOP |
| SKY72300-362 | IC SYNTHESIZER 2.1GHZ 24QFN |
| SKY72301-22 | IC SYNTHESIZER 1GHZ 28-EPTSSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| Si5374-EVB | 功能描述:時鐘和定時器開發(fā)工具 QUAD DSPLL 8IN/8OUT CLOCK EVAL KIT RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Modules 類型:Clock Conditioners 工具用于評估:LMK04100B 頻率:122.8 MHz 工作電源電壓:3.3 V |
| Si5375B-A-BL | 功能描述:時鐘合成器/抖動清除器 Loop BW 60Hz-8.4 kHz 4In/Out 2kHz-808MHz RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| Si5375B-A-GL | 功能描述:時鐘合成器/抖動清除器 QUAD DSPLL JITT ATT CLK ST LP BW 4IN/OUT RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| Si5375-EVB | 功能描述:時鐘和定時器開發(fā)工具 QUAD DSPLL 4IN/4OUT CLOCK EVAL KIT RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Modules 類型:Clock Conditioners 工具用于評估:LMK04100B 頻率:122.8 MHz 工作電源電壓:3.3 V |
| SI5376B-A-BL | 制造商:Silicon Laboratories Inc 功能描述:QUAD DSPLL JITTER ATTENUATING CLOCK, - Trays 制造商:Silicon Laboratories Inc 功能描述:IC CLK GEN/JITTER ATTEN 80PBGA |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。