- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2109 > SI5374B-A-GL (Silicon Laboratories Inc)IC CLK GEN/JITTER ATTEN 80LBGA PDF資料下載
參數(shù)資料
| 型號： | SI5374B-A-GL |
| 廠商： | Silicon Laboratories Inc |
| 文件頁數(shù)： | 9/69頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CLK GEN/JITTER ATTEN 80LBGA |
| 標(biāo)準(zhǔn)包裝： | 240 |
| 系列： | DSPLL® |
| 類型： | 時(shí)鐘發(fā)生器，漂移衰減器 |
| PLL： | 是 |
| 輸入： | 時(shí)鐘 |
| 輸出： | CML，CMOS，LVDS，LVPECL |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 8:8 |
| 差分 - 輸入:輸出： | 是/是 |
| 頻率 - 最大： | 808MHz |
| 除法器/乘法器： | 是/是 |
| 電源電壓： | 1.71 V ~ 2.75 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 80-LBGA |
| 供應(yīng)商設(shè)備封裝： | 80-BGA（10x10） |
| 包裝： | 托盤 |
| 其它名稱： | 336-2046 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁
Si5374
Rev. 1.1
17
5. Si5374 Application Examples and
Suggestions
5.1. Schematic and PCB Layout
For a typical application schematic and PCB layout, see
the Si537x-EVB Evaluation Board User's Guide, which
can be downloaded from www.silabs.com/timing.
In order to preserve the ultra low jitter of the Si5374 in
applications where the four different DSPLL's are each
operating at different frequency, special care and
attention must be paid to the PCB layout. The following
is a list of rules that should be observed:
1. The four Vdd supplies should be isolated from one
another with four ferrite beads. They should be
separately bypassed with capacitors that are located
very close to the Si5374 device.
2. Use a solid and undisturbed ground plane for the
Si5374 and all of the clock input and output return
paths.
3. For applications that wish to logically connect the
four RESET signals, do not tie them together
underneath the BGA package. Instead connect them
outside of the BGA footprint.
4. As much as is possible, do not route clock input and
output signals underneath the BGA package. The
clock output signals should go directly outwards from
the BGA footprint.
5. Avoid placing the OSC_P and OSC_N signals on the
same layer as the clock outputs. Add grounded
guard traces surrounding the OSC_P and OSC_N
signals.
6. Where possible, place the CKOUT and CKIN signals
on separate PCB layers with a ground layer between
them. The use of ground guard traces between all
clock inputs and outputs is recommended.
For more information, see the Si537x-EVB Evaluation
Board User's Guide and Appendix I of the Si53xx
Reference Manual, Rev 0.5 or higher.
5.2. Thermal Considerations
The Si5374 dissipates a significant amount of heat and
it is important to take this into consideration when
designing the Si5374 operating environment. Among
other issues, high die temperatures can result in
increased jitter and decreased long term reliability. It is
therefore recommended that one or more of the
following occur:
1. Use a heat sink - A heat sink example is Aavid part
number 375324B00035G.
2. Use a Vdd voltage of 1.8 V.
3. Limit the ambient temperature to significantly less
that 85 °C.
4. Implement very good air flow.
5.3. SCL Leakage
When selecting pull up resistors for the two I2C signals,
note that there is an internal pull down resistor of 18 k
from the SCL pin to ground. This comment does not
apply to the SDA pin.
5.4. RSTL_x Pins
It is recommended that the four RSTL_x pins (RSTL_A,
RSTL_B, RSTL_C and RSTL_D) be logically connected
together such that all four DSPLLs are either in or out of
reset mode. When a DSPLL is in reset mode, its VCO
will not be locked to any signal and may drift across its
operating range. If a drifting VCO has a frequency
similar to that of an operating VCO, there could be
some crosstalk between the two VCOs. To avoid this
from occurring during device initialization, DSPLLsim
loads each DSPLL with default Free Run frequency
plans with VCO values apart from one another. If the
four RSTL_x pins are directly connected to one another,
the connections should not be made directly underneath
the BGA package. Instead, the connections should be
made outside the package footprint.
5.5. Reference Oscillator Selection
Care should be taken during the selection of the
external oscillator that is connected to the OSC_P and
OSC_N pins. There is no jitter attenuation from the OSC
reference inputs to the output; so, to achieve low output
jitter, a low-jitter reference OSC must be used. Also, the
output drift during holdover will be the same as the drift
of the OSC reference. For example, a Stratum 3
application will require an OSC reference source that
has Stratum 3 stability (though Stratum 3 accuracy is
not required).
The OSC frequency can be any value from 109 to
125.5 MHz. See the RATE_REG (reg 2) description.
Alternately, for applications with less demanding jitter
requirements, the OSC frequency can be in the range
from 37 to 41 MHz. For applications that use Free Run
mode, the freedom to use any OSC frequency within
these bands can be used to select an OSC frequency
that has an integer relationship to the desired output
frequency, which will make it easier to find a high-
performance frequency plan.
If Free Run is not being used, an OSC frequency that is
not integer-related to the output frequency is preferred.
A recommended choice for an external oscillator is the
Silicon Labs 530EB121M109DG, which is a 2.5 V,
LVPECL device with a temperature stability of 20 ppm.
It was used to take the typical phase noise plot on
page 14. For more details and a more complete
discussion of these topics, see the Si53xx Reference
Manual.
The very low loop BW of the Si5374 means that it can
be susceptible to OSC_P/OSC_N reference sources
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SI5375B-A-GL | IC CLK GEN/JITTER ATTEN 80LBGA |
| SI8241CB-B-IS1 | IC AUDIO DRIVER PWM 16-SOIC |
| SKY72300-21 | IC SYNTHESIZER 2.1GHZ 28-EPTSSOP |
| SKY72300-362 | IC SYNTHESIZER 2.1GHZ 24QFN |
| SKY72301-22 | IC SYNTHESIZER 1GHZ 28-EPTSSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| Si5374-EVB | 功能描述:時(shí)鐘和定時(shí)器開發(fā)工具 QUAD DSPLL 8IN/8OUT CLOCK EVAL KIT RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Modules 類型:Clock Conditioners 工具用于評估:LMK04100B 頻率:122.8 MHz 工作電源電壓:3.3 V |
| Si5375B-A-BL | 功能描述:時(shí)鐘合成器/抖動清除器 Loop BW 60Hz-8.4 kHz 4In/Out 2kHz-808MHz RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| Si5375B-A-GL | 功能描述:時(shí)鐘合成器/抖動清除器 QUAD DSPLL JITT ATT CLK ST LP BW 4IN/OUT RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| Si5375-EVB | 功能描述:時(shí)鐘和定時(shí)器開發(fā)工具 QUAD DSPLL 4IN/4OUT CLOCK EVAL KIT RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Modules 類型:Clock Conditioners 工具用于評估:LMK04100B 頻率:122.8 MHz 工作電源電壓:3.3 V |
| SI5376B-A-BL | 制造商:Silicon Laboratories Inc 功能描述:QUAD DSPLL JITTER ATTENUATING CLOCK, - Trays 制造商:Silicon Laboratories Inc 功能描述:IC CLK GEN/JITTER ATTEN 80PBGA |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。