參數(shù)資料
型號: SM59264
廠商: Electronic Theatre Controls, Inc.
英文描述: 8 - Bit Micro-controller
中文描述: 8 -位微控制器
文件頁數(shù): 11/32頁
文件大小: 579K
代理商: SM59264
May 2002
Specifications subject to change without notice,contact your sales representatives for the most recent information.
11/32
Ver 1.0
PID 59264 05/02
SyncMOS Technologies Inc. SM59264
One page of data RAM is 256 bytes.
The port 0, port2, port3.6 and port3.7 can be used as general purpose I/O pin while port0 is open-drain structure.
System Control Register (SCONF, $BF)
WDR: Watch Dog Timer Reset. When system reset by Watch Dog Timer overflow, WDR will be set to 1, The bit
7 (WDR) of SCONF is Watch Dog Timer Reset bit. It will be set to 1 when reset signal generated by WDT
overflow. User should check WDR bit whenever un-predicted reset happened.
DFEN: 64K Data Flash enable bit. The default setting of DFEN bit is 0 (disable).
ISPE: ISP enable bit
OME: 768 bytes on-chip RAM enable bit, The bit 1 (OME) of SCONF can enable or disable the on-chip expanded
768 byte RAM. The default setting of OME bit is 0 (disable).
ALEI: ALE output inhibit bit, to reduce EMI, Setting bit 0 (ALEI) of SCONF can inhibit the clock signal in Fosc/6Hz
output to the ALE pin.
1.5 I/O Pin Configuration
The ports 1, 2 and 3 of standard 8051 have internal pull-up resistor, and port 0 has open-drain outputs. Each I/O pin can
be used independently as an input or an output. For I/O ports to be used as an input pin, the port bit latch must contain a
‘1’ which turns off the output driver FET. Then for port 1, 2 and 3 port pin is pulled high by a weak internal pull-up, and can
be pulled low by an external source. The port 0 has open-drain outputs which means its pull-ups are not active during nor-
mal port operation. Writing ‘1’ to the port 0 bit latch will causing bit floating so that it can be used as a high-impedance
input.
The port 4 used as GPIO will has the same function as port 1, 2 and 3.
bit-7
bit-0
Read:
Write:
Reset value:
WDR
Unused
Unused
Unused
DFEN
ISPE
OME
ALEI
0
*
*
*
0
0
0
0
pin
input
data
output
data
pin
input
data
output
data
port 0
standard 8051
port 1, 2 and 3
standard 8051
相關(guān)PDF資料
PDF描述
SM5964Ihhk 8 - bit single chip microcontroller with 64KB flash & 1K byte RAM embedded
SM5964 8 - bit single chip microcontroller with 64KB flash & 1K byte RAM embedded
SM7720DEX-100.M-T1K 1.8 V CMOS Clock Oscillators
SM7720DEX-100.M-T250 1.8 V CMOS Clock Oscillators
SM7720DEX-100.M-T500 1.8 V CMOS Clock Oscillators
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SM59264_06 制造商:SYNCMOS 制造商全稱:SYNCMOS 功能描述:8-Bits Micro-controller with 128KB flash & 1KB RAM & TWSI & SPWM embedded
SM59264C25 制造商:SYNCMOS 制造商全稱:SYNCMOS 功能描述:8-Bits Micro-controller with 128KB flash & 1KB RAM & TWSI & SPWM embedded
SM59264C40 制造商:SYNCMOS 制造商全稱:SYNCMOS 功能描述:8-Bits Micro-controller with 128KB flash & 1KB RAM & TWSI & SPWM embedded
SM59264IHHK 制造商:SYNCMOS 制造商全稱:SYNCMOS 功能描述:8 - Bit Micro-controller with 128KB flash & 1KB RAM embedded
SM59364 制造商:SYNCMOS 制造商全稱:SYNCMOS 功能描述:8-Bits Micro-controller