- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373435 > SN54ABT8543FK (Texas Instruments, Inc.) SCAN TEST DEVICES WITH OCTAL REGISTERED BUS TRANSCEIVERS PDF資料下載
參數(shù)資料
| 型號(hào)： | SN54ABT8543FK |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | SCAN TEST DEVICES WITH OCTAL REGISTERED BUS TRANSCEIVERS |
| 中文描述： | 掃描測(cè)試設(shè)備與八進(jìn)制注冊(cè)總線收發(fā)器 |
| 文件頁數(shù)： | 5/25頁 |
| 文件大?。?/td> | 357K |
| 代理商： | SN54ABT8543FK |
SN54ABT8543, SN74ABT8543
SCAN TEST DEVICES WITH
OCTAL REGISTERED BUS TRANSCEIVERS
SCBS120E – AUGUST 1991 – REVISED JULY 1996
5
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
test architecture
Serial-test information is conveyed by means of a 4-wire test bus or TAP, that conforms to IEEE Standard
1149.1-1990. Test instructions, test data, and test control signals all are passed along this serial-test bus. The
TAP controller monitors two signals from the test bus, TCK and TMS. The TAP controller extracts the
synchronization (TCK) and state control (TMS) signals from the test bus and generates the appropriate on-chip
control signals for the test structures in the device. Figure 1 shows the TAP-controller state diagram.
The TAP controller is fully synchronous to the TCK signal. Input data is captured on the rising edge of TCK and
output data changes on the falling edge of TCK. This scheme ensures that data to be captured is valid for fully
one-half of the TCK cycle.
The functional block diagram shows the IEEE Standard 1149.1-1990 4-wire test bus and boundary-scan
architecture and the relationship among the test bus, the TAP controller, and the test registers. As shown, the
device contains an 8-bit instruction register and three test-data registers: a 40-bit boundary-scan register, an
11-bit boundary-control register, and a 1-bit bypass register.
Test-Logic-Reset
Run-Test/Idle
Select-DR-Scan
Capture-DR
Shift-DR
Exit1-DR
Pause-DR
Update-DR
TMS = L
TMS = L
TMS = H
TMS = L
TMS = H
TMS = H
TMS = L
TMS = H
TMS = L
TMS = L
TMS = H
TMS = L
Exit2-DR
Select-IR-Scan
Capture-IR
Shift-IR
Exit1-IR
Pause-IR
Update-IR
TMS = L
TMS = L
TMS = H
TMS = L
TMS = H
TMS = H
TMS = L
TMS = H
TMS = L
Exit2-IR
TMS = L
TMS = H
TMS = H
TMS = H
TMS = L
TMS = H
TMS = L
TMS = H
TMS = H
TMS = H
TMS = L
Figure 1. TAP-Controller State Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SN54ABT8543JT | SCAN TEST DEVICES WITH OCTAL REGISTERED BUS TRANSCEIVERS |
| SN54ABT854 | 8-Bit To 9-Bit Parity Bus Transceivers(8-9奇偶總線收發(fā)器) |
| SN74ABT854 | 8-Bit To 9-Bit Parity Bus Transceivers(8-9奇偶總線收發(fā)器) |
| SN54ABT862 | 10-Bit Bus Transceivers With 3-State Outputs(10位總線收發(fā)器(三態(tài)輸出)) |
| SN74ABT862 | 10-Bit Bus Transceivers With 3-State Outputs(10位總線收發(fā)器(三態(tài)輸出)) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SN54ABT8543JT | 制造商:TI 制造商全稱:Texas Instruments 功能描述:SCAN TEST DEVICES WITH OCTAL REGISTERED BUS TRANSCEIVERS |
| SN54ABT861 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:10-BIT TRANSCEIVERS WITH 3-STATE OUTPUTS |
| SN54ABT861FK | 制造商:TI 制造商全稱:Texas Instruments 功能描述:10-BIT TRANSCEIVERS WITH 3-STATE OUTPUTS |
| SN54ABT861JT | 制造商:TI 制造商全稱:Texas Instruments 功能描述:10-BIT TRANSCEIVERS WITH 3-STATE OUTPUTS |
| SN54ABT863 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:9-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。