- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄376409 > SN54ALS165J (Texas Instruments, Inc.) PARALLEL-LOAD 8-BIT REGISTERS PDF資料下載
參數(shù)資料
| 型號(hào)： | SN54ALS165J |
| 廠商： | Texas Instruments, Inc. |
| 元件分類(lèi)： | 通用總線功能 |
| 英文描述： | PARALLEL-LOAD 8-BIT REGISTERS |
| 中文描述： | 并行-載重8位寄存器 |
| 文件頁(yè)數(shù)： | 1/7頁(yè) |
| 文件大?。?/td> | 114K |
| 代理商： | SN54ALS165J |
SN54ALS165, SN74ALS165
PARALLEL-LOAD 8-BIT REGISTERS
SDAS157B – JUNE 1982 – REVISED DECEMBER 1994
Copyright
1994, Texas Instruments Incorporated
1
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
Complementary Outputs
Direct Overriding Load (Data) Inputs
Gated Clock Inputs
Parallel-to-Serial Data Conversion
Package Options Include Plastic
Small-Outline (D) Packages, Ceramic Chip
Carriers (FK), and Standard Plastic (N) and
Ceramic (J) 300-mil DIPs
description
The
′
ALS165 are parallel-load 8-bit serial shift
registers that, when clocked, shift the data toward
serial (Q
H
and Q
H
) outputs. Parallel-in access to
each stage is provided by eight individual direct
data (A–H) inputs that are enabled by a low level
at the shift/load (SH/LD) input. The
′
ALS165 have
a clock-inhibit function and complemented serial
outputs.
Clocking is accomplished by a low-to-high
transition of the clock (CLK) input while SH/LD is
held high and the clock inhibit (CLK INH) input is
held low. The functions of CLK and CLK INH are
interchangeable. Since a low CLK and a
low-to-high
transition
accomplishes clocking, CLK INH should be
changed to the high level only while CLK is high.
Parallel loading is inhibited when SH/LD is held
high. The parallel inputs to the register are
enabled while SH/LD is low independently of the
levels of the CLK, CLK INH, or serial (SER) inputs.
of
CLK
INH
also
The SN54ALS165 is characterized for operation over the full military temperature range of –55
°
C to 125
°
C. The
SN74ALS165 is characterized for operation from 0
°
C to 70
°
C.
FUNCTION TABLE
INPUTS
FUNCTION
SH/LD
L
CLK
CLK INH
X
X
Parallel load
H
H
X
No change
H
X
H
↑
L
No change
Shift
Shift
H
L
↑
H
Shift = content of each internal register shifts
toward serial outputs. Data at SER is shifted
into first register.
SN54ALS165 . . . J PACKAGE
SN74ALS165 . . . D OR N PACKAGE
(TOP VIEW)
3
2
1 20 19
9 10 11 12 13
4
5
6
7
8
18
17
16
15
14
D
C
NC
B
A
E
F
NC
G
H
SN54ALS165 . . . FK PACKAGE
(TOP VIEW)
C
S
N
S
C
Q
G
N
NC – No internal connection
V
C
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
SH/LD
CLK
E
F
G
H
Q
H
GND
V
CC
CLK INH
D
C
B
A
SER
Q
H
Q
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SN54ALS190 | SYNCHRONOUS 4-BIT UP/DOWN DECADE AND BINARY COUNTERS |
| SN54LS109J | LOG CMOS GATE AND QUAD; Package: SOEIAJ-14; No of Pins: 14; Container: Tape and Reel; Qty per Container: 2000 |
| SN54LS112A | DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP |
| SN74LS112D | DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP |
| SN74LS112N | DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SN54ALS169BJ | 制造商:Texas Instruments 功能描述:Counter Single 4-Bit Sync Binary UP/Down 16-Pin CDIP Tube |
| SN54ALS174J | 制造商:Texas Instruments 功能描述: |
| SN54ALS191AJ | 制造商:Texas Instruments 功能描述:Counter Single 4-Bit Async Binary UP/Down 16-Pin CDIP Tube 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| SN54ALS193AJ | 制造商:Texas Instruments 功能描述: |
| SN54ALS21AJ | 制造商:Texas Instruments 功能描述:AND Gate 2-Element 4-IN Bipolar 14-Pin CDIP Tube |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。