Functional Description
MOTOROLA
Quad Timer (TMR)
13-5
Preliminary
13
13.7 Functional Description
The counter/timer has two basic modes of operation:
1. Count internal or external events
2. Count an internal clock source while an external input signal is asserted, thus
timing the width of the external input signal
The counter can count the rising, falling, or both edges of the selected input pin. The
counter can decode and count quadrature encoded input signals. The counter can count up
and down using dual inputs in a count with direction format. The counter’s terminal count
value (modulo) is programmable. The value loaded into the counter after reaching its
terminal count is programmable. The counter can count repeatedly, or it can stop after
completing one count cycle. The counter can be programmed to count to a programmed
value and then immediately reinitialize, or it can count through the compare value until the
count rolls over to zero.
Base + $A
Timer Channel 1 Capture Register
TMR1_CAP
Read/Write
Base + $B
Timer Channel 1 Load Register
TMR1_LOAD
Read/Write
Base + $C
Timer Channel 1 Hold Register
TMR1_HOLD
Read/Write
Base + $D
Timer Channel 1 Counter Register
TMR1_CNTR
Read/Write
Base + $E
Timer Channel 1 Control Register
TMR1_CTRL
Read/Write
Base + $F
Timer Channel 1 Status and Compare Register
TMR1_SCR
Read/Write
Base + $10
Timer Channel 2 Compare Register 1
TMR2_CMP1
Read/Write
Base + $11
Timer Channel 2 Compare Register 1
TMR2_CMP1
Read/Write
Base + $12
Timer Channel 2 Capture Register
TMR2_CAP
Read/Write
Base + $13
Timer Channel 2 Load Register
TMR2_LOAD
Read/Write
Base + $14
Timer Channel 2 Hold Register
TMR2_HOLD
Read/Write
Base + $15
Timer Channel 2 Counter Register
TMR2_CNTR
Read/Write
Base + $16
Timer Channel 2 Control Register
TMR2_CTRL
Read/Write
Base + $17
Timer Channel 2 Status and Control Register
TMR2_SCR
Read/Write
Base + $18
Timer Channel 3 Compare Register 1
TMR3_CMP1
Read/Write
Base + $19
Timer Channel 3 Compare Register 2
TMR3_CMP2
Read/Write
Base + $1A
Timer Channel 3 Capture Register
TMR3_CAP
Read/Write
Base + $1B
Timer Channel 3 Load Register
TMR3_LOAD
Read/Write
Base + $1C
Timer Channel 3 Hold Register
TMR3_HOLD
Read/Write
Base + $1D
Timer Channel 3 Counter Register
TMR3_CNTR
Read/Write
Base + $1E
Timer Channel 3 Capture Register
TMR3_CTRL
Read/Write
Base + $1F
Timer Channel 3 Status and Control Register
TMR3_SCR
Read/Write
Table 13-1.
Module Memory Map (Continued)
Address + Offset
Register Name
Register Acronym
Access