參數資料
型號: ST20GP1
英文描述: MAX 7000 CPLD 256 MC 208-PQFP
中文描述: GPS處理器
文件頁數: 46/116頁
文件大小: 1107K
代理商: ST20GP1
ST20-GP1
46/116
7.2
Boot ROM
When the processor boots from ROM, it jumps to a boot program held in ROM with an entry point 2
bytes from the top of memory at #7FFFFFFE. These 2 bytes are used to encode a negative jump of
up to 256 bytes down in the ROM program. For large ROM programs it may then be necessary to
encode a longer negative jump to reach the start of the routine.
7.3
Internal peripheral space
On-chip peripherals are mapped to addresses in the top half of memory bank 2 (address range
#20000000 to #3FFFFFFF). They can only be accessed by the device access instructions (see
Table 6.19). When used with addresses in this range, the device instructions access the on-chip
peripherals rather than external memory. For all other addresses the device instructions access
memory. Standard load/store instructions to these addresses will access external memory.
This area of memory is allocated to peripherals in 4K blocks, see the following memory map.
相關PDF資料
PDF描述
ST20GP6 MAX 7000 CPLD 256 MC 208-RQFP
ST25C02AB1 IC FLEX 6000 FPGA 16K 144-TQFP
ST25C02AB6 Stratix FPGA 25K FBGA-672
ST25C02AM1 IC ACEX 1K FPGA 100K 208-PQFP
ST25C02AM6 Cyclone II FPGA 20K FBGA-256
相關代理商/技術參數
參數描述
ST20-GP1 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:GPS PROCESSOR
ST20GP1X33S 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:GPS PROCESSOR
ST20GP6 制造商:未知廠家 制造商全稱:未知廠家 功能描述:GPS PROCESSOR
ST20-GP6 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:GPS PROCESSOR
ST20GP6CT33S 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:GPS PROCESSOR