- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385870 > ST6391B1 (意法半導(dǎo)體) MOSFET; Transistor Polarity:Dual N Channel; Continuous Drain Current, Id:2.6A; On-Resistance, Rds(on):0.18ohm; Package/Case:8-SOIC; Leaded Process Compatible:No; Mounting Type:surface mount; Peak Reflow Compatible (260 C):No PDF資料下載
參數(shù)資料
| 型號： | ST6391B1 |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | MOSFET; Transistor Polarity:Dual N Channel; Continuous Drain Current, Id:2.6A; On-Resistance, Rds(on):0.18ohm; Package/Case:8-SOIC; Leaded Process Compatible:No; Mounting Type:surface mount; Peak Reflow Compatible (260 C):No |
| 中文描述： | 8位微控制器HCMOS電視頻率合成帶OSD |
| 文件頁數(shù)： | 30/68頁 |
| 文件大?。?/td> | 560K |
| 代理商： | ST6391B1 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當前第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁
PA7-PA0.
Thesearethe I/OportAdatabits.Reset
at power-on.
PB7-PB0.
These arethe I/OportBdatabits.Reset
at power-on.
PC7-PC0.
Set to 04h at power-on. Bit 2 (PC2 pin)
is set to one (open drain therefore high im-
pedence).
PA7-PA0.
These are the I/O port A data direction
bits. When a bit is cleared to zero the related I/O
line is in input mode, if bit is set to one the related
I/Oline is in output mode. Reset atpower-on.
PB7-PB0.
These are the I/O port B data direction
bits. When a bit is cleared to zero the related I/O
line is in input mode, if bit is set to one the related
I/Oline is in output mode. Reset atpower-on.
PC7-PC0.
These are the I/Oport C data direction
bits. When a bit is cleared to zero the related I/O
line is in input mode, if bit is set to one the related
I/Oline is in output mode. Set to 04h at power-on.
Bit 2 (PC2 pin) is set to one (output mode se-
lected).
DDR
DR
Mode
Option
0
0
Input
With on-chip pull-up
resistor
0
1
Input
Without on-chip pull-up resistor
1
X
Output
Open-drain orPush-Pull
Note
: X: Means don’tcare.
Table 8. I/O Port Options Selection
DRA, DRB, DRC
Port A, B, C Data Register
( C0hPA, C1h PB, C2h PCRead/ Write )
D7 D6 D5 D4 D3 D2 D1 D0
A0 -PA7 =Data Bits
PB0 -PB7 =Data Bits
PC0 - PC7 = Data Bits
Figure28. Port A, B, C Data Register
DDRA, DDRB,DDRC
Port A, B, CData Direction Register
( C4h PA, C5h PB, C6h PCRead/ Write )
D7 D6 D5 D4 D3 D2 D1 D0
PA0 -PA7 =Data DirectionBits
PB0 -PB7 =Data DirectionBits
PC0 -PC7 = Data DirectionBits
“0” Defines bitas Input
”1” Defines bitas Output
Figure 29. Port A, B, C Data Register
I/OPin Programming
Eachpincanbe individuallyprogrammed asinputor
outputwith differentinput andoutputconfigurations.
This is achieved by writing to the relevantbit in the
data (DR) and datadirection register (DDR). Table
8 shows all the port configurations that can be se-
lected by the user software.
INPUT/OUTPUT PORTS
(Continued)
ST6391,92,93,95,97,99
26/64
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ST6392 | 8-BIT HCMOS MCUs FOR TV FREQUENCY SYNTHESIS WITH OSD |
| ST6393 | 8-BIT HCMOS MCUs FOR TV FREQUENCY SYNTHESIS WITH OSD |
| ST6395 | 8-BIT HCMOS MCUs FOR TV FREQUENCY SYNTHESIS WITH OSD |
| ST6397 | 8-BIT HCMOS MCUs FOR TV FREQUENCY SYNTHESIS WITH OSD |
| ST6399 | MOSFET; Transistor Polarity:P Channel; Drain Source Voltage, Vds:-30V; Continuous Drain Current, Id:-4.1A; On-Resistance, Rds(on):0.08ohm; Rds(on) Test Voltage, Vgs:-10V; Package/Case:8-1206; Leaded Process Compatible:No |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ST6392 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT HCMOS MCUs FOR TV FREQUENCY SYNTHESIS WITH OSD |
| ST6392B1 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT HCMOS MCUs FOR TV FREQUENCY SYNTHESIS WITH OSD |
| ST6393 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT HCMOS MCUs FOR TV FREQUENCY SYNTHESIS WITH OSD |
| ST6393B1 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT HCMOS MCUs FOR TV FREQUENCY SYNTHESIS WITH OSD |
| ST6395 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT HCMOS MCUs FOR TV FREQUENCY SYNTHESIS WITH OSD |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。