參數(shù)資料
型號: SY58627LMGTR
廠商: MICREL INC
元件分類: 數(shù)字傳輸電路
英文描述: DC-to-6.4Gbps Backplane Receive Buffer with Four Stage Programmable Equalization and DC-Offset Control
中文描述: ATM/SONET/SDH SUPPORT CIRCUIT, QCC32
封裝: 5 X 5 MM, LEAD FREE, MLF-32
文件頁數(shù): 5/18頁
文件大小: 1423K
代理商: SY58627LMGTR
Micrel, Inc.
Pin Description
(Continued)
SY58627L
Janaury 2006
5
M9999-012606-A
hbwhelp@micrel.com
or (408) 955-1690
Pin Number
Pin Name
Pin Function
13, 14
RXLBQ,
/RXLBQ
Receiver loopback CML compatible output pair. When the SY58627L is in local
Loopback mode (LBSEL = 1), RXLBQ output is directed from TXLBIN (no
equalization). When the SY58627L is in normal mode (LBSEL = LOW) and the
RXLBQ output is not required, disable the RXLBQ output (/RXLBEN = HIGH) to
minimize switching noise. This differential output pair is optimized to drive 400mV
PK
swing into a 50
load (100
across the pair). The RXLBQ output pair includes 50
internal source termination resistors.
21, 19
RXQ,
/RXQ
Receiver differential CML compatible output pair: This CML-compatible output pair is
the equalized signal seen at the RXIN input pair and is optimized to drive 400mV
PK
swing into a 50
load (100
across the pair). The RXQ output pair includes 50
internal source termination resistors. When the SY58627L is in Loopback mode
(LBSEL = HIGH), then the RXQ output signal is directed from the unequalized
TXLBIN input.
26
LOS
Please contact factory Applications Engineers.
20
VTTOUT
Output termination center-tap: Each side of the RXQ differential output pair
terminates to the VTTOUT
pin through 50
. The VTTOUT pin provides a center-tap
to the output termination network for maximum interface flexibility, and DC-offset
capability. Please refer to the “CML Output Interface Applications” section for more
details.
28
29
30
EQ2( MSB)
EQ1
EQ0
TTL/CMOS (or VTH controlled) compatible, 3-bit control interface. There are four
levels of equalization, as shown in the “Equalization Select Truth Table.” When the
MSB is logic HIGH, the RXQ output pair will not include any equalization.
000 = lowest equalization setting
001 = medium equalization setting
010 = medium-high equalization setting
011 = highest equalization setting
1XX = equalization bypass
1, 8, 9, 16, 17,
24, 25
VCC
Positive Power Supply: Connect to +3.3V power supply. Bypass with 0.1μF//0.01μF
low ESR capacitors as close to VCC pins as possible.
2, 5, 18, 22, 31,
32
VEE,
Exposed Pad
Ground: Ground pins and exposed pad must be connected to the same ground
plane.
Equalization Select Truth Table
Disable EQ
(MSB = EQ2)
Equalization
Select (EQ1)
Equalization
Select (EQ0)
Typical FR4 Length
Equalization
0
0
0
9
18
24
36
Low
0
0
1
Medium Low
0
1
0
Medium High
0
1
1
High
1
X
X
NA
Disabled
相關(guān)PDF資料
PDF描述
SY69753AL 3.3V, 125Mbps, 155Mbps Clock and Data Recovery
SY69753ALHG 3.3V, 125Mbps, 155Mbps Clock and Data Recovery
SY69753ALHGTR 3.3V, 125Mbps, 155Mbps Clock and Data Recovery
SY69753LHG 3.3V, 125Mbps, 155Mbps Clock and Data Recovery
SY69753LHGTR 3.3V, 125Mbps, 155Mbps Clock and Data Recovery
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SY58627LMG-TR 功能描述:RECEIVER 6.4GBPS W/EQUALIZATION 制造商:microchip technology 系列:* 零件狀態(tài):過期 標準包裝:1
SY5A00-5U1 制造商:SMC 功能描述:SY5000 5 port solenoid valve 2 x 3/2 24V
SY5B00-5U1 制造商:SMC 功能描述:SY5000 5 port solenoid valve 2 x 3/2 24V
SY5C00-5U1 制造商:SMC 功能描述:SY5000 5 port solenoid valve 2 x 3/2 24V
SY-5-K 功能描述:低信號繼電器 - PCB SIGNAL RoHS:否 制造商:NEC 觸點形式:2 Form C (DPDT-BM) 觸點電流額定值: 線圈電壓:5 V 最大開關(guān)電流:1 A 線圈電流:1 A 線圈類型:Non-Latching 功耗:140 mW 端接類型:SMT 絕緣: 介入損耗: