參數(shù)資料
型號(hào): SY89221UMG
廠(chǎng)商: MICREL INC
元件分類(lèi): 時(shí)鐘及定時(shí)
英文描述: 89221 SERIES, LOW SKEW CLOCK DRIVER, 15 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP64
封裝: LEAD FREE, TQFP-64
文件頁(yè)數(shù): 17/17頁(yè)
文件大?。?/td> 828K
代理商: SY89221UMG
Micrel, Inc.
SY89221U
September 2006
9
M9999-092906-A
hbwhelp@micrel.com or (408) 955-1690
Functional Description
Clock Select (CLK_SEL)
CLK_SEL is an asynchronous TTL/CMOS compatible
input that selects one of the two input signals. Internal
25k pull-up resistor defaults the input to logic HIGH if
left open. Delay between the clock selection and
multiplexer selecting the correct input signal depends
on the divider settings. The delay varies due to the
asynchronous nature of the input. Input switching
threshold is VCC/2. Refer to Figure 2a.
Fail-Safe Input (FSI)
The input includes a special failsafe circuit to sense
the amplitude of the input signal and to latch the
outputs when there is no input signal present, or when
the amplitude of the input signal drops sufficiently
below
100mVPK
(200mVPP),
typically
30mVPK.
Maximum frequency of the SY89221U is limited by the
FSI function. Refer to Figure 2b.
Input Clock Failure Case
If the input clock fails to a floating, static, or extremely
low signal swing, the FSI function will eliminate a
metastable condition and guarantee a stable output
signal. No ringing and no undetermined state will
occur at the output under these conditions.
Please note that the FSI function will not prevent duty
cycle distortion in case of a slowly deteriorating (but
still toggling) input signal. Due to the FSI function, the
propagation delay will depend on rise and fall time of
the input signal and on its amplitude. Refer to “Typical
Operating Characteristics” for detailed information.
Master Reset (/MR)
/MR is a TTL/CMOS compatible input that resets the
output signals. Internal 25k pull-up resistor defaults
the input to logic HIGH if left open. A LOW input to
/MR asynchronously sets the true outputs LOW and
complimentary outputs HIGH. The outputs will remain
in this state until /MR is forced HIGH. Input switching
threshold is VCC/2. Refer to Figure 2c.
Enable Outputs (EN)
EN is a synchronous TTL/CMOS compatible input that
enables/disables the outputs based on the input to
this pin. Internal 25k pull-up resistor defaults the
input to logic HIGH if left open. A logic LOW input
causes
the
true
outputs
to
go
LOW
and
complementary outputs to go HIGH. It takes 2 to 6
input
clock
cycles
before
the
outputs
are
enabled/disabled because the signals are going
through a series of flip-flops. Input switching threshold
is VCC/2. Refer to Figure 2d and 2e.
相關(guān)PDF資料
PDF描述
SY89231UMG 89231 SERIES, LOW SKEW CLOCK DRIVER, 1 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), QCC16
SY89297UMG ACTIVE DELAY LINE, QCC24
SY89464UMYTR 89464 SERIES, LOW SKEW CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), QCC44
SY89464UMY 89464 SERIES, LOW SKEW CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), QCC44
SY89467UHYTR 89467 SERIES, LOW SKEW CLOCK DRIVER, 20 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP64
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SY89222L 制造商:MICREL 制造商全稱(chēng):Micrel Semiconductor 功能描述:3.3V DUAL TTL-to-DIFFERENTIAL PECL TRANSLATOR
SY89222LMG TR 功能描述:轉(zhuǎn)換 - 電壓電平 3.3V Ultrasmall Dual LVTTL-to-LVPECL Translator (I Temp, Green) RoHS:否 制造商:Micrel 類(lèi)型:CML/LVDS/LVPECL to LVCMOS/LVTTL 傳播延遲時(shí)間:1.9 ns 電源電流:14 mA 電源電壓-最大:3.6 V 電源電壓-最小:3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MLF-8
SY89222LMGTR 制造商:Micrel Inc 功能描述:
SY89222LMG-TR 功能描述:Mixed Signal Translator Unidirectional 1 Circuit 2 Channel 8-MLF? (2x2) 制造商:microchip technology 系列:SY89 包裝:剪切帶(CT) 零件狀態(tài):有效 轉(zhuǎn)換器類(lèi)型:混合信號(hào) 通道類(lèi)型:單向 電路數(shù):1 每個(gè)電路的通道數(shù):2 電壓 - VCCA:- 電壓?- VCCB:- 輸入信號(hào):TTL 輸出信號(hào):PECL 輸出類(lèi)型:差分 數(shù)據(jù)速率:- 工作溫度:-40°C ~ 85°C(TA) 特性:- 安裝類(lèi)型:表面貼裝 封裝/外殼:8-VFDFN 裸露焊盤(pán),8-MLF? 供應(yīng)商器件封裝:8-MLF?(2x2) 標(biāo)準(zhǔn)包裝:1
SY89222LMI TR 功能描述:IC TRANSLATOR DUAL 3.3V 8-MLF RoHS:否 類(lèi)別:集成電路 (IC) >> 邏輯 - 變換器 系列:SY89 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:100 系列:- 邏輯功能:變換器,雙向 位數(shù):2 輸入類(lèi)型:CMOS 輸出類(lèi)型:CMOS 數(shù)據(jù)速率:16Mbps 通道數(shù):2 輸出/通道數(shù)目:1 差分 - 輸入:輸出:無(wú)/無(wú) 傳輸延遲(最大):15ns 電源電壓:1.65 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:10-UFQFN 供應(yīng)商設(shè)備封裝:10-UTQFN(1.4x1.8) 包裝:管件