參數(shù)資料
型號： SZA1000
廠商： NXP Semiconductors N.V.
英文描述： QIC digital equalizer
中文描述： QIC磁帶數(shù)字均衡器
文件頁數(shù)： 6/32頁
文件大小： 164K
代理商： SZA1000
1998 Feb 16
6
Philips Semiconductors
Product specification
QIC digital equalizer
SZA1000
FUNCTIONAL DESCRIPTION
Clock oscillator and divider
The clock source for the SZA1000 can be a crystal
connected between pins 6 and 7, or an external clock
signal connected to pin 6. This clock frequency is divided
by a number programmable between 1 and 8
(see Tables 27 and 28). The resulting frequency, f
s
, is
used as clock input to all on-chip circuits except the write
equalizer. The frequency of the PACLK output signal
(pin 29) is equal to f
s
.
ADC
The 8-bit ADC has a differential input. The total ADC
conversion range is 1.6 V (p-p; differential). The ADC
sample rate is equal to f
s
.
High-pass filter after the ADC
This is a first order filter with a cut-off frequency of
It removes the DC component of the signal.
Low-pass filter
This low-pass filter is an even symmetrical FIR (Finite
Impulse Response) filter. The number of taps depends on
the sample rate reduction factor R (see Tables 30 and 31).
The filter has 8 taps for R = 1 or 14 taps for R = 2 (see
Table 7). The middle taps have a fixed coefficient value of
+128, the coefficients of the other taps are programmable
in the range
128 to +127 (see Table 6).
FIR
This transversal filter has 6 taps with the sample rate equal
to f
s
(R = 1), or 11 taps with the sample rate equal to
1
2
f
s
(R = 2). Tap 10 has a fixed coefficient value of +64, the
coefficients of the other taps are programmable between
64 and +63 (see Table 2). The filter has 19 signal delay
sections. The position of each tap can be selected from a
subset of the 20 possible positions (see Tables 3 and 4).
Interpolator
If a sample rate of
1
2
f
s
has been selected for the FIR
(R = 2), it is increased once again to f
s
at the interpolator.
f
1608
Amplitude detector
This circuit has a separate rectifier and a positive and
negative peak detector.
Typical rise time (0 to 70%) for a normal MFM or
RLL 1,7 code input signal is
, typical decay time
(100 to 30%) is programmable between
and
(see Tables 10 and 11).
The output is an 8-bit number that can be polled via the
serial interface. In addition, the peak-to-peak value is
calculated and filtered by a first order low-pass filter with a
f
3217
cut-off frequency of
Both the filtered and unfiltered amplitudes can be read via
the serial interface (see Table 44) or via the parallel output
bus.
Amplitude qualifier
A peak is considered valid if its amplitude is above a
qualification threshold. Separate qualification thresholds
are used for the positive and negative peaks. Each
threshold is the greater of:
a programmable level (QUAL_FIX_ POS and
QUAL_FIX_NEG; control register addresses 24 and 25)
a programmable fraction (
1
2
,
3
8
,
1
4
,
1
8
or 0;
see Tables 9 and 12) of the peak amplitude of the
incoming signal.
Gap detector
When the peak-to-peak amplitude of the measured signal
is below a preset limit (GAP_THRESH; control register
address 28), the gap detector output is HIGH, otherwise
LOW (GAP output on pin 21 must be selected; see
Table 22).
1
f
s
---
s
f
s
f
------------
相關(guān)PDF資料
PDF描述
SZA1000H QIC digital equalizer
SZF2002 Low voltage 8-bit microcontroller with 6-kbyte embedded RAM(帶6K字節(jié)嵌入RAM的低壓8位微控制器)
SZF2002HL Low voltage 8-bit microcontroller with 6-kbyte embedded RAM
T1012D STANDARD TRIACS
T1012DH STANDARD TRIACS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SZA1000H 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:QIC digital equalizer
SZA1010 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Digital Servo Driver 3 DSD-3
SZA1010T 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Digital Servo Driver 3 DSD-3
SZA1015TT 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MOTOR CONTROLLER
SZ-A11 制造商:Fuji Electric 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*