- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371180 > T8532 T8502 and T8503 Dual PCM Codecs with Filters PDF資料下載
參數(shù)資料
| 型號： | T8532 |
| 元件分類： | Codec |
| 英文描述： | T8502 and T8503 Dual PCM Codecs with Filters |
| 中文描述： | T8502和T8503雙的PCM編解碼器與濾波器 |
| 文件頁數(shù)： | 17/48頁 |
| 文件大?。?/td> | 999K |
| 代理商： | T8532 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當(dāng)前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
Lucent Technologies Inc.
17
Preliminary Data Sheet
November 2000
Codec Chip Set
T8531/T8532 Multichannel Programmable
Chip Set Functional Description
(continued)
DSP Engine Timing
(continued)
Control of the DSP Engine via the Microprocessor
Interface
There are four types of commands that the external
controlling device may issue to the DSP engine:
1. Downloading data to RAM.
2. Activating and deactivating lines.
3. Changing the RX and TX routine to be run.
4. Periodic read and/or refresh of RAM space.
All of these commands must only involve reading and
writing to the DSP RAM so that the DSP engine does
not have to perform test- and branch-type operations
when a microprocessor interface command is received.
The complete memory map for the DSP engine RAM is
given in Table 18. The microprocessor interface is
allowed to read any RAM location in the DSP engine
and to write to specified addresses.
The DSP Engine Time-Slot Information Tables
In the T8531, the DSP engine RAM has been set up to
contain 16 tables which hold the pointers to the ac
coefficients and data buffers required to process each
time slot. Each table starts on a 32-word boundary and
is accessed in the firmware using direct addressing
instructions. Each table has an RX part and a TX part
(see Table 18).
The tables are labeled 0 through 15 and are in time-slot
order, i.e., table 0 is used when processing data for
time slot 0. Time-slot number can vary between 0 and
15 and is used in conjunction with the card address to
provide up to 64 time-slot positions on the PCM bus
(see Table 3).
The DSP Engine ac Path Coefficient Table
The microprocessor interface can control the DSP
coefficients, shown in Table 4. The DSP engine RAM
contains space to hold separate sets of coefficients for
each channel, labeled channel_0 through channel_15.
The coefficients are held in channel order, since they
hold information that is channel specific and does not
change with the time slot (see Table 18).
Table 4 shows the ac path coefficient space for
channel_0.
Table 4. DSP Engine RAM Map for Channel_0 ac
Path Coefficients
RAM
Address
rgain_rel_0
Purpose
Number
of Words
1
Initial
Value
1 (4000 H)
RX path
relative gain
—
RX path
absolute gain
TX path
absolute gain
Balance filter
coefficients
—
TX path
relative gain
Reserved
rgain_abs_0
1
1
—
1 (4000 H)
tgain_abs_0
1
1 (4000 H)
bf_coef_0
10
Not
initialized
—
1 (4000 H)
Reserved
tgain_rel_0
1
1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| T8533 | T8533/34 Quad Programmable Line Card Signal Processor |
| T8534 | T8533/34 Quad Programmable Line Card Signal Processor |
| T8535B | T8535B/T8536B Quad Programmable Codec |
| T8536B | T8535B/T8536B Quad Programmable Codec |
| T8538B | T8538B Quad Programmable Codec |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| T8533 | 制造商:AGERE 制造商全稱:AGERE 功能描述:T8533/34 Quad Programmable Line Card Signal Processor |
| T85331G | 制造商:BITECH 制造商全稱:Bi technologies 功能描述:Thick Film Super Low Profile SIP Resistor Networks |
| T85331J | 制造商:BITECH 制造商全稱:Bi technologies 功能描述:Thick Film Super Low Profile SIP Resistor Networks |
| T8534 | 制造商:AGERE 制造商全稱:AGERE 功能描述:T8533/34 Quad Programmable Line Card Signal Processor |
| T8535B | 制造商:AGERE 制造商全稱:AGERE 功能描述:T8535B/T8536B Quad Programmable Codec |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。