- 您現在的位置：買賣IC網 > PDF目錄371180 > T8536B T8535B/T8536B Quad Programmable Codec PDF資料下載
參數資料
| 型號： | T8536B |
| 元件分類： | Codec |
| 英文描述： | T8535B/T8536B Quad Programmable Codec |
| 中文描述： | T8535B/T8536B四可編程編解碼器 |
| 文件頁數： | 12/50頁 |
| 文件大?。?/td> | 929K |
| 代理商： | T8536B |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁
12
Agere Systems Inc.
Preliminary Data Sheet
September 2001
T8535B/T8536B Quad Programmable Codec
Pin Information
(continued)
Table 8. Pin Assignments, 64-Pin TQFP, Common Functions
Pin
1
2
Name
FILTV
SGND
Type
PWR
GND
Name/Description
Frequency Synthesizer Power (5 V).
This pin must be tied to V
DD
.
Synthesizer Ground.
Connect to digital ground. A common AGND, DGND, SGND
plane is highly recommended.
Digital Ground.
Logic ground and return for logic power supply. A common AGND,
DGND, SGND plane is highly recommended.
Digital Power Supply (5 V).
11, 32,
44, 56
15, 27,
41, 55
42
DGND
GND
V
DD
PWR
FS
I
PCM Frame Strobe Input.
This 8 kHz clock must be derived from the same source
as BCLK.
PCM Bit Clock Input.
This lead is used to develop internal clocks for certain clock
rates.
PCM Transmit Data Output 0.
This is a 3-state output.
PCM Receive Data Input 0.
Backplane Line Driver Enable 0 (Active-Low).
Normally, these open-drain outputs
are floating in a high-impedance state. When a time slot is active on DX0, this output
pulls low to enable a backplane line driver.
PCM Transmit Data Output 1.
This a 3-state output.
PCM Receive Data Input 1.
Backplane Line Driver Enable 1 (Active-Low).
Normally, these open-drain outputs
are floating in a high-impedance state. When a time slot is active on DX1, this output
pulls low to enable a backplane line driver.
Power-On Reset.
A low causes a reset of the entire chip. This pin may be con-
nected to DGND with a 0.1
μ
F capacitor for a power-on reset function, or it may be
driven by external logic. This lead has an internal pull-up.
Serial Data Output.
This is a 3-state output.
Serial Data Input.
Serial Data Clock Input.
Chip Select Input.
This lead determines the interval that the serial interface is
active.
Serial Interface Select.
Leaving this lead open places the serial interface in the nor-
mal mode; grounding it places the interface into the byte-by-byte mode. This lead
has an internal pull-up.
43
BCLK
I
45
46
47
DX0
DR0
TSX0
O
I
O
48
49
50
DX1
DR1
TSX1
O
I
O
54
RST
I
57
58
59
60
DO
DI
DCLK
CS
O
I
I
I
61
INTS
I
相關PDF資料 |
PDF描述 |
|---|---|
| T8538B | T8538B Quad Programmable Codec |
| T923CFAA | T92-Type 10 Gbits/s 1300 nm Uncooled DFB Laser Transmitter |
| T923WFAA | T92-Type 10 Gbits/s 1300 nm Uncooled DFB Laser Transmitter |
| T923FFAA | T92-Type 10 Gbits/s 1300 nm Uncooled DFB Laser Transmitter |
| TBA120T | FM IF amplifier and demodulator |
相關代理商/技術參數 |
參數描述 |
|---|---|
| T8538B | 制造商:AGERE 制造商全稱:AGERE 功能描述:T8538B Quad Programmable Codec |
| T85471G | 制造商:BITECH 制造商全稱:Bi technologies 功能描述:Thick Film Super Low Profile SIP Resistor Networks |
| T85471J | 制造商:BITECH 制造商全稱:Bi technologies 功能描述:Thick Film Super Low Profile SIP Resistor Networks |
| T8550VBAAA | 制造商:Arcolectric 功能描述:2 Pole Miniature rocker switch(Curved) 制造商:Arcolectric 功能描述:Double Pole,Miniature rocker switch(Curved),Standard Body with Terminal Barrier |
| T8553VBNAK | 制造商:Arcolectric 功能描述:Double Pole,Miniature rocker switch(Curved lit),Standard Body with Terminal Barrier 制造商:Arcolectric 功能描述:2 Pole Mini rocker switch(Curved lit) |
發(fā)布緊急采購，3分鐘左右您將得到回復。