- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98163 > TAS5508BPAGG4 (TEXAS INSTRUMENTS INC) SPECIALTY CONSUMER CIRCUIT, PQFP64 PDF資料下載
參數(shù)資料
| 型號： | TAS5508BPAGG4 |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 消費(fèi)家電 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP64 |
| 封裝： | GREEN, PLASTIC, TQFP-64 |
| 文件頁數(shù)： | 89/103頁 |
| 文件大?。?/td> | 1198K |
| 代理商： | TAS5508BPAGG4 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁當(dāng)前第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁
7.21 DRC2 Data Registers (0x9D–0xA1)
7.22 DRC Bypass Registers (0xA2–0xA9)
7.23 8
×2 Output Mixer Registers (0xAA–0xAF)
TAS5508B
8-Channel Digital Audio PWM Processor
SLES162C – DECEMBER 2005 – REVISED JULY 2009
www.ti.com
DRC2 applies to channel 8.
Table 7-22. DRC2 Data Register Format
TOTAL
I2C
REGISTER NAME
DESCRIPTION OF CONTENTS
DEFAULT STATE
BYTES
SUBADDRESS
Channel 8 DRC2 energy
u[31:28], E[27:24], E[23:16], E[15:8], E[7:0]
0x00, 0x00, 0x88, 0x3F
0x9D
8
Channel 8 DRC2 (1 – energy)
u[31:28], 1–E[27:24], 1–E[23:16], 1–E[15:8], 1–E[7:0]
0x00, 0x7F, 0x77, 0xC0
Channel 8 DRC2 threshold
u[31:24], u[23:16], T1[15:8], T1[7:0]
0x00, 0x00, 0x00, 0x00
upper 16 bits (T1)
Channel 8 DRC2 threshold
T1[31:24], T1[23:16], T1[15:8], T1[7:0]
0x0B, 0x20, 0xE2, 0xB2
lower 32 bits (T1)
0x9E
16
Channel 8 DRC2 threshold
u[31:24], u[23:16], T2[15:8], T2[7:0]
0x00, 0x00, 0x00, 0x00
upper 16 bits (T2)
Channel 8 DRC2 threshold
T2[31:24], T2[23:16], T2[15:8], T2[7:0]
0x06, 0xF9, 0xDE, 0x58
lower 32 bits (T2)
Channel 8 DRC2 slope (k0)
u[31:28], k0[27:24], k0[23:16], k0[15:8], k0[7:0]
0x00, 0x40, 0x00, 0x00
0x9F
12
Channel 8 DRC2 slope (k1)
u[31:28], k1[27:24], k1[23:16], k1[15:8], k1[7:0]
0x0F, 0xC0, 0x00, 0x00
Channel 8 DRC2 slope (k2)
u[31:28], k2[27:24], k2[23:16], k2[15:8], k2[7:0]
0x0F, 0x90, 0x00, 0x00
Channel 8 DRC2 offset 1 upper u[31:24], u[23:16], O1[15:8], O1[7:0]
0x00, 0x00, 0xFF, 0xFF
16 bits (O1)
Channel 8 DRC2 offset 1 lower
O1[31:24], O1[23:16], O1[15:8], O1[7:0]
0xFF, 0x82, 0x30, 0x98
32 bits (O1)
0xA0
16
Channel 8 DRC2 offset 2 upper u[31:24], u[23:16], O2[15:8], O2[7:0]
0x00, 0x00, 0x00, 0x00
16 bits (O2)
Channel 8 DRC2 offset 2 lower
O2[31:24], O2[23:16], O2[15:8], O2[7:0]
0x01, 0x95, 0xB2, 0xC0
32 bits (O2)
Channel 8 DRC2 attack
u[31:28], A[27:24], A[23:16], A[15:8], A[7:0]
0x00, 0x00, 0x88, 0x3F
Channel 8 DRC2 (1 – attack)
u[31:28], 1–A[27:24], 1–A[23:16], 1–A[15:8], 1–A[7:0]
0x00, 0x7F, 0x77, 0xC0
0xA1
16
Channel 8 DRC2 decay
u[31:28], D[27:24], D[23:16], D[15:8], D[7:0]
0x00, 0x00, 0x00, 0x56
Channel 8 DRC2 (1 – decay)
u[31:28], 1–D[27:24], 1–D[23:16], 1–D[15:8], 1–D[7:0]
0x00, 0x3F, 0xFF, 0xA8
DRC bypass/inline for channels 1, 2, 3, 4, 5, 6, 7, and 8 are mapped into registers 0xA2, 0xA3, 0xA4,
0xA5, 0xA6, 0xA7, 0xA8, and 0xA9, respectively. Eight bytes are written for each channel. Each gain
coefficient is in 28-bit (5.23) format, so 0x0080 0000 is a gain of 1. Each gain coefficient is written as a
32-bit word with the upper 4 bits not used.
To enable DRC for a given channel (with unity gain), bypass = 0x0000 0000 and inline = 0x0080 0000.
To disable DRC for a given channel, bypass = 0x0080 0000 and inline = 0x0000 0000.
Table 7-23. DRC Bypass Register Format
TOTAL
REGISTER NAME
CONTENTS
DEFAULT VALUE
BYTES
Channel bass DRC bypass
u[31:28], bypass[27:24], bypass[23:16], bypass[15:8], bypass[7:0]
0x00, 0x80, 0x00, 0x00
8
Channel DRC inline
u[31:28], inline[27:24], inline[23:16], inline[15:8], inline[7:0]
0x00, 0x00, 0x00, 0x00
The pass-through output mixer setting is:
DAP channel 1 is mapped though the 8×2 crossbar mixer (0xAA) to PWM channel 1
DAP channel 2 is mapped though the 8×2 crossbar mixer (0xAB) to PWM channel 2
DAP channel 3 is mapped though the 8×2 crossbar mixer (0xAC) to PWM channel 3
DAP channel 4 is mapped though the 8×2 crossbar mixer (0xAD) to PWM channel 4
DAP channel 5 is mapped though the 8×2 crossbar mixer (0xAE) to PWM channel 5
Serial-Control Interface Register Definitions
86
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TAS5508BPAGRG4 | SPECIALTY CONSUMER CIRCUIT, PQFP64 |
| TAS5508BPAGR | SPECIALTY CONSUMER CIRCUIT, PQFP64 |
| TAS5508BPAG | SPECIALTY CONSUMER CIRCUIT, PQFP64 |
| TAS5508PAG | SPECIALTY CONSUMER CIRCUIT, PQFP64 |
| TAS5508PAGRG4 | SPECIALTY CONSUMER CIRCUIT, PQFP64 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TAS5508BPAGR | 功能描述:音頻 DSP 8 Ch Digital Audio PWM Processor RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube |
| TAS5508BPAGRG4 | 功能描述:音頻 DSP 8 Ch Digital Audio PWM Processor RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube |
| TAS5508C | 制造商:TI 制造商全稱:Texas Instruments 功能描述:8-Channel Digital Audio PWM Processor |
| TAS5508CPAG | 功能描述:音頻 DSP 8Ch PWM Processor RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube |
| TAS5508CPAGR | 功能描述:音頻 DSP 8Ch PWM Processor RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。