- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2118 > TAS5711PHP (Texas Instruments)IC AMP AUD DGTL 20W 2CH 48HTQFP PDF資料下載
參數(shù)資料
| 型號： | TAS5711PHP |
| 廠商： | Texas Instruments |
| 文件頁數(shù)： | 18/66頁 |
| 文件大小： | 0K |
| 描述： | IC AMP AUD DGTL 20W 2CH 48HTQFP |
| 標(biāo)準(zhǔn)包裝： | 250 |
| 類型： | D 類 |
| 輸出類型： | 2 通道（立體聲，2.1）或 4 通道（四路） |
| 在某負(fù)載時最大輸出功率 x 通道數(shù)量： | 21W x 2 @ 8 歐姆 |
| 電源電壓： | 8 V ~ 26 V |
| 特點： | 消除爆音，數(shù)字輸入，I²C，I²S，靜音，短路和熱保護(hù)，關(guān)機(jī)，音量控制 |
| 安裝類型： | 表面貼裝 |
| 供應(yīng)商設(shè)備封裝： | 48-HTQFP（7x7） |
| 封裝/外殼： | 48-TQFP 裸露焊盤 |
| 包裝： | 托盤 |
| 其它名稱： | 296-32732 TAS5711PHP-ND |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當(dāng)前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁
www.ti.com
SLOS600A – DECEMBER 2009 – REVISED AUGUST 2010
CLOCK, AUTO DETECTION, AND PLL
The TAS5711 is a slave device. It accepts MCLK, SCLK, and LRCLK. The digital audio processor (DAP)
supports all the sample rates and MCLK rates that are defined in the clock control register .
The TAS5711 checks to verify that SCLK is a specific value of 32 fS, 48 fS, or 64 fS. The DAP only supports a 1 ×
fS LRCLK. The timing relationship of these clocks to SDIN is shown in subsequent sections. The clock section
uses MCLK or the internal oscillator clock (when MCLK is unstable, out of range, or absent) to produce the
internal clock (DCLK) running at 512 time the PWM switching frequency.
The DAP can autodetect and set the internal clock control logic to the appropriate settings for all supported clock
rates as defined in the clock control register.
TAS5711 has robust clock error handling that uses the bulit-in trimmed oscillator clock to quickly detect
changes/errors. Once the system detects a clock change/error, it will mute the audio (through a single step mute)
and then force PLL to limp using the internal oscillator as a reference clock. Once the clocks are stable, the
system will auto detect the new rate and revert to normal operation. During this process, the default volume will
be restored in a single step (also called hard unmute). The ramp process can be programmed to ramp back
slowly (also called soft unmute) as defined in volume register (0x0E).
SERIAL DATA INTERFACE
Serial data is input on SDIN. The PWM outputs are derived from SDIN. The TAS5711 DAP accepts serial data in
16-, 20-, or 24-bit left-justified, right-justified, and I2S serial data formats.
PWM Section
The TAS5711 DAP device uses noise-shaping and sophisticated non-linear correction algorithms to achieve high
power efficiency and high-performance digital audio reproduction. The DAP uses a fourth-order noise shaper to
increase dynamic range and SNR in the audio band. The PWM section accepts 24-bit PCM data from the DAP
and outputs two BTL PWM audio output channels.
The PWM section has individual channel dc blocking filters that can be enabled and disabled. The filter cutoff
frequency is less than 1 Hz. Individual channel de-emphasis filters for 44.1- and 48-kHz are included and can be
enabled and disabled.
Finally, the PWM section has an adjustable maximum modulation limit of 93.8% to 99.2%.
For detailed description of using audio processing features like DRC, EQ, 3D, and Bass Boost, please refer to
User's Guide and TAS570X GDE software development tool documentation. Also refer to GDE software
development tool for device data path.
SERIAL INTERFACE CONTROL AND TIMING
The I2S mode is set by writing to register 0x04.
I2S Timing
I2S timing uses LRCLK to define when the data being transmitted is for the left channel and when it is for the
right channel. LRCLK is low for the left channel and high for the right channel. A bit clock running at 32, 48, or
64 × fS is used to clock in the data. There is a delay of one bit clock from the time the LRCLK signal changes
state to the first bit of data on the data lines. The data is written MSB first and is valid on the rising edge of bit
clock. The DAP masks unused trailing data bit positions.
Copyright 2009–2010, Texas Instruments Incorporated
25
Product Folder Link(s): TAS5711
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TC1025CEPA | IC COMPARATOR 1.8V DUAL 8DIP |
| TC1027CEOR | IC COMPARATOR 1.8V QUAD 16SOIC |
| TC3400VOA | IC ADC 16BIT 1.8V LOW PWR 8-SOIC |
| TC3401VPE | IC ADC 16BIT 1.8V DUAL LP 16DIP |
| TC3402VQRTR | IC ADC 16BIT 1.8V QUAD LP 16QSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TAS5711PHP | 制造商:Texas Instruments 功能描述:Audio Power Amplifier IC 制造商:Texas Instruments 功能描述:IC, AUDIO PWR AMP, CLASS D, 20W HTQFP-48 |
| TAS5711PHPEVM | 功能描述:音頻 IC 開發(fā)工具 TAS5711PHP Eval Mod RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評估:TAS5614L 工作電源電壓:12 V to 38 V |
| TAS5711PHPR | 功能描述:音頻放大器 2-Channel Dig Audio Amp RoHS:否 制造商:STMicroelectronics 產(chǎn)品:General Purpose Audio Amplifiers 輸出類型:Digital 輸出功率: THD + 噪聲: 工作電源電壓:3.3 V 電源電流: 最大功率耗散: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFP-64 封裝:Reel |
| TAS5713 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:25-W DIGITAL AUDIO POWER AMPLIFIER WITH EQ AND DRC |
| TAS5713_10 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:25-W DIGITAL AUDIO POWER AMPLIFIER WITH EQ AND DRC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。