
TC9325F
2002-05-14
78
Setting mode
conditions
First set up the following operating conditions
●
SIO
on
=
1: Enables serial interface.
●
EDGE
=
0: Sets rising edge shift.
●
SCKO
=
1: Sets serial clock output (master mode).
●
SCK-INV
=
0: Sets positive logic output.
●
8BIT
=
1: Sets 8-bit operations.
●
Nch
=
1: Sets N-channel open drain output.
●
MSB
=
1: Sets input/output data from MSB
●
MOD
=
1: Sets 2-line serial interface operations.
●
CK0/1: Sets by operating frequency.
When outputting serial data, first set data to the serial output data port (
φ
L2CA,
φ
L2CB). If TC9325F is the
master, set SCKO
=
1; if the slave, set SCKO
=
0; if data output, set SO1
=
0; if data input, set SOI
=
1.
Start conditions
(Timing A)
If TC9325F is the master, control the start conditions output by software. If the slave, set to wait after setting
the start conditions.
For software control when TC9325F is the master, set the SO3/SO4 and SCK3/SCK4 bits to 1 to set software
control (ENA
=
1) (
φ
L14P3
←
FH). Set bits SO3/SO4 to 0 (
φ
L14P3
←
EH), then set the SCK3/SCK4 bits to 0
(
φ
L14P3
←
CH) to output the start condition waveform. At that time, the serial operation automatically starts
on the rising edge of the SCK4 pin, as when STA
=
1 is set (no need to set STA
=
1). If the serial data
input/output (SOI) setting has been changed, the serial data input/output (SOI) is updated on the serial clock
’
s
falling edge.
If TC9325F is set as a slave, shift operations start automatically at the start conditions.
Serial operations
(Timing B)
When serial operations start, the flags are set as follows:
BUSY
=
1: Serial operation in progress.
BUSY4
=
1: Set to 1 at start condition. 2-line serial operation in progress.
STA F/F
=
1: Set to 1 at start condition. Detects 2-line serial operation start signal.
SIO F/F
=
1: Set to 1 on SCK4 pin rising edge (1). Detects serial operation clock.
ENA
=
0: Serial operation input/output state.
In serial operations, the SO4 pin state is input to the serial interface on a rising edge; serial data are output on
a falling edge.
On the falling edges of the eight serial clocks, the following states are set automatically:
BUSY
=
0: Serial operations complete
BUSY4
=
1: Two-line serial operation in progress.
STA F/F: Flag held
SIO F/F: Flag held
ENA
=
1: Under software control (SO3/SO4, SCK3/SCK4 bits output)
SCK3/SCK4
=
0: SCK4 pin set to L and clock wait state set
In addition, a serial interface interrupt is generated if the interrupt is enabled.
When the TC9325F is the master, even though an H level (pulled-up state) is output to the SCK4 pin during a
serial operation, if the pin state is L (waiting for the clock from another device), the serial clock is halted until
the clock of the other device is released.
Even though an H level is output from the SDA pin during serial data output, if the pin state is L (simultaneous
output detected on a multi-master system), the SO3/SO4, SCK3/SCK4, and ENA bits are automatically set to
1 and software control is set on the SCL clock rising edge, then the output is released (Hz). At that time, the
SO-NG F/F bit is set to 1.
To output an H level from the SO3/SO4 pin after the serial operation completes (set to 0 on the start
condition), set the SO3/SO4 bit to 1 (
φ
L14P3
←
9H or 6H) during a serial operation.
Where the stop conditions are satisfied during a serial operation, an interrupt is generated if enabled.
2-Line Serial Interface Timing Example
SCK4
pin
SO4
pin
Interrupt
Start condition
Stop condition
D7
D6
D5
D0
(ACK)
ACK
D7
D4
1
2
3
A
B
C
D1
7
8
(WAIT)
9
1
2
B
C
D
7
D1
D0
8
Interrupt
(ACK)
ACK
(WAIT)
9