- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371182 > TDA8007B (NXP Semiconductors N.V.) IC LOGIC 1G02 SINGLE 2-INPUT POSITIVE-NOR GATE -40+85C SOT-23-5 3000/REEL PDF資料下載
參數(shù)資料
| 型號： | TDA8007B |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | IC LOGIC 1G02 SINGLE 2-INPUT POSITIVE-NOR GATE -40+85C SOT-23-5 3000/REEL |
| 中文描述： | 雙IC卡接口的多協(xié)議 |
| 文件頁數(shù)： | 15/36頁 |
| 文件大小： | 159K |
| 代理商： | TDA8007B |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
2000 Nov 09
15
Philips Semiconductors
Product specification
Double multiprotocol IC card interface
TDA8007B
Overrun (OVR) is HIGH if the UART has received a new
character whilst the FIFO was full. In this case, at least one
character has been lost.
InprotocolT = 0:ParityError(PE)isHIGHiftheUARThas
detected a number of received characters with parity
errors equal to the number written in PEC2, PEC1 and
PEC0 or if a transmitted character has been NAKed by the
card.
In protocol T = 0: a character received with a parity error is
not stored in the FIFO (the card is supposed to repeat this
character).
In protocol T = 1: a character with a parity error is stored in
the FIFO and the parity error counter is not active.
Early Answer (EA) is HIGH if the first start bit on the I/O
during ATR has been detected between 200 and 384 CLK
pulses (all activities on the I/O during the 200 first CLK
pulseswithRST LOWorHIGHarenottakenintoaccount).
These 2 features are reinitialized at each toggling of RST.
Bit TO1 is set when counter 1 has reached its terminal
count.
Bit TO3 is set when counter 3 has reached its terminal
count.
If any of the status bits FER, OVR, PE, EA, TO1 or TO3
are set then INT will go LOW. The bit having caused the
interrupt is reset at the end of a read operation of the USR.
If TBE/RBF is set, and if the mask bit DISTBE/RBF within
USR2 is not set, then INT will also be LOW. TBE/RBF is
reset when data has been written to the UTR, when data
has been read from the URR, or when changing from
transmission mode to reception mode.
Table 8
UART transmit register (write only); address: D (all bits are cleared after reset)
Table 9
UART receive register (read only); address: D (all bits are cleared after reset)
Table 10
Mixed status register (read only); address: C
(bits TBE, RBF and BGT are cleared after reset; bit FE is set after reset)
Table 11
FIFO control register (write only); address: C (all relevant bits are cleared after reset)
Table 12
UART status register (read only); address: E (all bits are cleared after reset)
UT7
UT6
UT5
UT4
UT3
UT2
UT1
UT0
UT7
UT6
UT5
UT4
UT3
UT2
UT1
UT0
UR7
UR6
UR5
UR4
UR3
UR2
UR1
UR0
UR7
UR6
UR5
UR4
UR3
UR2
UR1
UR0
MS7
MS6
MS5
MS4
MS3
MS2
MS1
MS0
not used
FE
BGT
not used
PR2
PR1
INTAUX
TBE/RBF
FC7
FC6
FC5
FC4
FC3
FC2
FC1
FC0
not used
PEC2
PEC1
PEC0
not used
FL2
FL1
FL0
US7
US6
US5
US4
US3
US2
US1
US0
TO3
not used
TO1
EA
PE
OVR
FER
TBE/RBF
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TDA8012A | Low power PLL FM demodulator for satellite TV receivers |
| TDA8012AM | Low power PLL FM demodulator for satellite TV receivers |
| TDA8020 | Dual smart card interface |
| TDA8260 | Satellite Zero-IF QPSK/8PSK downconverter with PLL synthesizer |
| TDA8260TW | Satellite Zero-IF QPSK/8PSK downconverter with PLL synthesizer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TDA8007BHL | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Double multiprotocol IC card interface |
| TDA8007BHL/C2,118 | 功能描述:輸入/輸出控制器接口集成電路 SMART CARD INTERFACE RoHS:否 制造商:Silicon Labs 產(chǎn)品: 輸入/輸出端數(shù)量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray |
| TDA8007BHL/C3 | 制造商:NXP Semiconductors 功能描述:Cut Tape 制造商:NXP Semiconductors 功能描述:Double Multiprotocol IC Card Interface 48-Pin LQFP |
| TDA8007BHL/C3,118 | 功能描述:輸入/輸出控制器接口集成電路 INTERFACE CARD MP RoHS:否 制造商:Silicon Labs 產(chǎn)品: 輸入/輸出端數(shù)量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray |
| TDA8007BHL/C3118 | 制造商:NXP Semiconductors 功能描述:IC RFID 20MHz LQFP-48 |
發(fā)布緊急采購，3分鐘左右您將得到回復。