- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371182 > TDA8260 (NXP Semiconductors N.V.) Satellite Zero-IF QPSK/8PSK downconverter with PLL synthesizer PDF資料下載
參數(shù)資料
| 型號： | TDA8260 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | Satellite Zero-IF QPSK/8PSK downconverter with PLL synthesizer |
| 中文描述： | 衛(wèi)星零中頻QPSK/8PSK與PLL合成器變頻器 |
| 文件頁數(shù)： | 2/23頁 |
| 文件大小： | 143K |
| 代理商： | TDA8260 |
2004 Sep 03
2
Philips Semiconductors
Product specification
Satellite Zero-IF QPSK/8PSK
downconverter with PLL synthesizer
TDA8260TW
FEATURES
Direct conversion Quadrature Phase Shift
Keying (QPSK) and 8-Phase Shift Keying (8PSK)
demodulation (Zero-IF)
Frequency range: 950 to 2175 MHz
High level asymmetrical RF input
0 to 50 dB variable gain with AGC control
Loop-controlled 0 to 90
°
phase shifter
High AGC linearity (<1 dB per bit with an 8-bit DAC),
AGC voltage variable between 0 and 3 V
Integrated 5th-order matched baseband filters for
in-phase (I) and quadrature (Q) signal paths
Controlled I-to-Q gain balance
I
2
C-bus controlled PLL frequency synthesizer
Low phase noise
Operation from a 4 MHz crystal (allowing the use of
an SMD crystal)
Five frequency steps from 125 kHz to 2 MHz
Crystal frequency output to drive the demodulator IC
Compatible with 5, 3.3 and 2.5 V I
2
C-bus
Fully compatible and easy to interface with Philips
Semiconductors family of digital satellite demodulators
+5 V DC supply voltage
38-pin high heat dissipation package.
APPLICATIONS
Direct Broadcasting Satellite (DBS) QPSK
demodulation
Digital Video Broadcasting (DVB) QPSK demodulation
BS digital 8PSK demodulation.
GENERAL DESCRIPTION
The direct conversion QPSK demodulator is the front-end
receiver dedicated to digital TV broadcasting, satisfying
both DVB and DBS TV standards. The wide range
oscillator (from 950 to 2175 MHz) covers the American,
European and Asian satellite bands, as well as the
SMA-TV US standard.
The Zero-IF concept discards traditional IF filtering and
intermediate conversion techniques. It also simplifies the
signal path.
Optimum signal level is guaranteed by gain-controlled
amplifiers in the RF path. The 0 to 50 dB variable gain is
controlled by the signal returned from the Satellite
Demodulator and Decoder (SDD) and applied to
pin AGCIN.
The PLL synthesizer is built on a dual-loop concept. The
first loop controls a fully integrated L-band oscillator, using
as a reference the LC VCO which runs at a quarter of the
synthesized frequency.
The second loop controls the tuning voltage of the VCO
and improves the phase noise of the carrier within the loop
bandwidth. The step size is equal to the comparison
frequency. The input of the main divider of the PLL
synthesizer is connected internally to the VCO output.
The comparison frequency of the second loop is obtained
from an oscillator driven by an external 4 MHz crystal. The
4 MHzoutputavailableatpin XTOUTmaybeusedtodrive
the crystal inputs of the SDD, thereby saving an additional
crystal in the application.
Both the divided and the comparison frequencies of the
second loop are compared in a fast phase detector which
drives the charge pump. The TDA8260TW includes a loop
amplifier with an internal high-voltage transistor to drive an
external 33 V tuning voltage.
Control data is entered via the I
2
C-bus. The I
2
C-bus
voltage can be 5.0, 3.3 or 2.5 V, thus allowing
compatibility with most existing microcontrollers.
A 5-byte frame is required to address the device and to
program the main divider ratio, the reference divider ratio,
the charge pump current and the operating mode.
A flag is set when the loop is ‘in-lock’, this can be read
during READ operations, as well as the Power-on reset
flag.
The device has four selectable I
2
C-bus addresses. The
selection is done by applying a specific voltage to pin AS.
This feature gives the possibility to use up to four
TDA8260TW ICs in the same system.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TDA8260TW | Satellite Zero-IF QPSK/8PSK downconverter with PLL synthesizer |
| TDA8304 | SMALL SIGNAL COMBINATION IC FOR COLOUR TV |
| TDA8315 | Integrated NTSC decoder and sync processor |
| TDA8315T | Integrated NTSC decoder and sync processor |
| TDA8390 | PAL DECODER AND RGB MATRIX |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TDA8260TW | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Satellite Zero-IF QPSK/8PSK downconverter with PLL synthesizer |
| TDA8261TW | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Satellite Zero-IF QPSK/8PSK downconverter with PLL synthesizer |
| TDA8262HN | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Fully integrated satellite tuner |
| TDA8262HN/C1,118 | 功能描述:調(diào)諧器 INTEGRATED SATELLITE Tuner RoHS:否 制造商:NXP Semiconductors 功能: 噪聲系數(shù): 工作電源電壓: 最小工作溫度: 最大工作溫度: |
| TDA8262HN/C1-T | 功能描述:調(diào)諧器 INTEGRATED SATELLITE TUNER RoHS:否 制造商:NXP Semiconductors 功能: 噪聲系數(shù): 工作電源電壓: 最小工作溫度: 最大工作溫度: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。