參數(shù)資料
型號: TE28F640P30T85
廠商: INTEL CORP
元件分類: DRAM
英文描述: Intel StrataFlash Embedded Memory
中文描述: 4M X 16 FLASH 1.8V PROM, 85 ns, PDSO56
封裝: 14 X 20 MM, TSOP-56
文件頁數(shù): 22/102頁
文件大?。?/td> 1609K
代理商: TE28F640P30T85
1-Gbit P30 Family
April 2005
22
Intel StrataFlash
Embedded Memory (P30)
Order Number: 306666, Revision: 001
Datasheet
4.3
SCSP Configurations
WP#
Input
WRITE PROTECT:
Active low input. WP# low enables the lock-down mechanism. Blocks in lock-
down cannot be unlocked with the Unlock command. WP# high overrides the lock-down function
enabling blocks to be erased or programmed using software commands.
VPP
Power/
lnput
Erase and Program Power:
A valid voltage on this pin allows erasing or programming. Memory
contents cannot be altered when V
PP
V
PPLK
. Block erase and program at invalid V
PP
voltages
should not be attempted.
Set V
= V
for in-system program and erase operations. To accommodate resistor or diode drops
from the system supply, the V
level of V
can be as low as V
min. V
must remain above V
PPL
min to perform in-system flash modification. VPP may be 0 V during read operations.
V
can be applied to main blocks for 1000 cycles maximum and to parameter blocks for 2500
cycles.
VPP can be connected to 9 V for a cumulative total not to exceed 80 hours. Extended use of
this pin at 9 V may reduce block cycling capability.
VCC
Power
Device Core Power Supply:
Core (logic) source voltage. Writes to the flash array are inhibited when
V
CC
V
LKO
. Operations at invalid V
CC
voltages should not be attempted.
VCCQ
Power
Output Power Supply:
Output-driver source voltage.
VSS
Power
Ground:
Connect to system ground. Do not float any VSS connection.
RFU
Reserved for Future Use:
Reserved by Intel for future device functionality and enhancement. These
should be treated in the same way as a Do Not Use (DU) signal.
DU
Do Not Use:
Do not connect to any other signal, or power supply; must be left floating.
NC
No Connect:
No internal connection; can be driven or floated.
Table 4.
QUAD+ SCSP Signal Descriptions (Sheet 2 of 2)
Symbol
Type
Name and Function
Table 5.
Stacked Easy BGA Chip Select Logic
Stack Combination
Selected Flash
Die #1
Selected Flash
Die #2
1-die
F1-CE#
-
2-die
F1-CE# + A25 (V
IL
)
F1-CE# + A25 (V
IH
)
Table 6.
QUAD+ SCSP Chip Select Logic
Stack
Combination
Selected Flash
Die #1
Selected Flash
Die #2
Selected Flash
Die #3
Selected Flash
Die #4
1-die
F1-CE#
-
-
-
2-die
F1-CE# + A24 (V
IL
)
F1-CE# + A24 (V
IH
)
-
-
4-die
F1-CE# + A24 (V
IL
)
F1-CE# + A24 (V
IH
)
F2-CE# + A24 (V
IL
)
F2-CE# + A24 (V
IH
)
相關(guān)PDF資料
PDF描述
TE28F128P30B85 Intel StrataFlash Embedded Memory
TE28F160B3-B120 SMART 3 ADVANCED BOOT BLOCK WORD-WIDE
TE28F800B3-B120 SMART 3 ADVANCED BOOT BLOCK WORD-WIDE
TE28F400B3-B120 SMART 3 ADVANCED BOOT BLOCK WORD-WIDE
TE28F160B3-B150 SMART 3 ADVANCED BOOT BLOCK WORD-WIDE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TE28F640P30T85A 功能描述:IC FLASH 64MBIT 85NS 56TSOP RoHS:否 類別:集成電路 (IC) >> 存儲器 系列:StrataFlash™ 標準包裝:3,000 系列:- 格式 - 存儲器:EEPROMs - 串行 存儲器類型:EEPROM 存儲容量:32K (4K x 8) 速度:100kHz,400kHz 接口:I²C,2 線串口 電源電壓:2.5 V ~ 5.5 V 工作溫度:-40°C ~ 125°C 封裝/外殼:8-SOIC(0.154",3.90mm 寬) 供應(yīng)商設(shè)備封裝:8-SOIC 包裝:帶卷 (TR) 其它名稱:CAV24C32WE-GT3OSTR
TE28F640P33B85A 功能描述:IC FLASH 64MBIT 85NS 56TSOP RoHS:否 類別:集成電路 (IC) >> 存儲器 系列:StrataFlash™ 標準包裝:2,000 系列:MoBL® 格式 - 存儲器:RAM 存儲器類型:SRAM - 異步 存儲容量:16M(2M x 8,1M x 16) 速度:45ns 接口:并聯(lián) 電源電壓:2.2 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:48-VFBGA 供應(yīng)商設(shè)備封裝:48-VFBGA(6x8) 包裝:帶卷 (TR)
TE28F640P33T85A 功能描述:IC FLASH 64MBIT 85NS 56TSOP RoHS:否 類別:集成電路 (IC) >> 存儲器 系列:StrataFlash™ 標準包裝:2,500 系列:- 格式 - 存儲器:EEPROMs - 串行 存儲器類型:EEPROM 存儲容量:1K (128 x 8) 速度:100kHz 接口:UNI/O?(單線) 電源電壓:1.8 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-TSSOP,8-MSOP(0.118",3.00mm 寬) 供應(yīng)商設(shè)備封裝:8-MSOP 包裝:帶卷 (TR)
TE28F800B3 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:SMART 3 ADVANCED BOOT BLOCK 4-, 8-, 16-, 32-MBIT FLASH MEMORY FAMILY
TE28F800B3B110 制造商:Rochester Electronics LLC 功能描述:- Bulk