- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98227 > THS5641AIPWR (TEXAS INSTRUMENTS INC) PARALLEL, 8 BITS INPUT LOADING, 0.035 us SETTLING TIME, 8-BIT DAC, PDSO28 PDF資料下載
參數(shù)資料
| 型號： | THS5641AIPWR |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | DAC |
| 英文描述： | PARALLEL, 8 BITS INPUT LOADING, 0.035 us SETTLING TIME, 8-BIT DAC, PDSO28 |
| 封裝： | GREEN, PLASTIC, TSSOP-28 |
| 文件頁數(shù)： | 9/31頁 |
| 文件大?。?/td> | 915K |
| 代理商： | THS5641AIPWR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁
THS5641A
8BIT, 100 MSPS, CommsDAC
DIGITALTOANALOG CONVERTER
SLAS277A MARCH 2000 REVISED SEPTEMBER 2002
17
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
APPLICATION INFORMATION
analog current outputs
Figure 26 shows a simplified schematic of the current source array output with corresponding switches.
Differential PMOS switches direct the current of each individual PMOS current source to either the positive
output node IOUT1 or its complementary negative output node IOUT2. The output impedance is determined
by the stack of the current sources and differential switches, and is typically >300 k
in parallel with an output
capacitance of 5 pF.
Output nodes IOUT1 and IOUT2 have a negative compliance voltage of 1 V, determined by the CMOS process.
Beyond this value, transistor breakdown may occur, resulting in reduced reliability of the THS5641A device. The
positive output compliance depends on the full-scale output current IOUTFS and positive supply voltage AVDD.
The positive output compliance equals 1.25 V for AVDD = 5 V and IOUTFS = 20 mA. For AVDD = 3.3 V the output
compliance is limited to 0.6 V. Exceeding the positive compliance voltage adversely affects distortion
performance and integral nonlinearity. The optimum distortion performance for a single-ended or differential
output is achieved when the maximum full-scale signal at IOUT1 and IOUT2 does not exceed 0.5 V (e.g. when
applying a 50
doubly terminated load for 20 mA full-scale output current). Applications requiring the
THS5641A output (i.e., OUT1 and/or OUT2) to extend its output compliance should size RLOAD accordingly.
AVDD
Current Source Array
IOUT1
IOUT2
RLOAD
Current
Sources
Switches
Figure 26. Equivalent Analog Current Output
Figure 27(a) shows the typical differential output configuration with two matched externally resistor loads. The
nominal resistor load of 50
will give a differential output swing of 2 VPP when applying a 20 mA full-scale output
current. The output impedance of the THS5641A depends slightly on the output voltage at nodes IOUT1 and
IOUT2. Consequently, for optimum dc integral nonlinearity, the configuration of Figure 27(b) should be chosen.
In this IV configuration, terminal IOUT1 is kept at virtual ground by the inverting operational amplifier. The
complementary output should be connected to ground to provide a dc current path for the current sources
switched to IOUT2. Note that the INL/DNL specifications for the THS5641A are measured with IOUT1
maintained at virtual ground. The amplifier’s maximum output swing and the DAC’s full-scale output current
determine the value of the feedback resistor RFB. Capacitor CFB filters the steep edges of the THS5641A current
output, thereby reducing the operational amplifier slew-rate requirements. In this configuration, the op amp
should operate on a dual supply voltage due to its positive and negative output swing. Node IOUT1 should be
selected if a single-ended unipolar output is desirable.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| THS5641AIDWRG4 | PARALLEL, 8 BITS INPUT LOADING, 0.035 us SETTLING TIME, 8-BIT DAC, PDSO28 |
| THS5641AIDWG4 | PARALLEL, 8 BITS INPUT LOADING, 0.035 us SETTLING TIME, 8-BIT DAC, PDSO28 |
| THS5641AIPWRG4 | PARALLEL, 8 BITS INPUT LOADING, 0.035 us SETTLING TIME, 8-BIT DAC, PDSO28 |
| THS5641AIDWR | PARALLEL, 8 BITS INPUT LOADING, 0.035 us SETTLING TIME, 8-BIT DAC, PDSO28 |
| THS5641IDWR | PARALLEL, 8 BITS INPUT LOADING, 0.035 us SETTLING TIME, 8-BIT DAC, PDSO28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| THS5641AIPWRG4 | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 8-Bit 100 MSPS CommsDAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| THS5641APW | 制造商:TI 制造商全稱:Texas Instruments 功能描述:8-BIT, 100 MSPS, CommsDACE DIGITAL-TO-ANALOG CONVERTER |
| THS5641DW | 制造商:TI 制造商全稱:Texas Instruments 功能描述:8-BIT, 100 MSPS, CommsDACE DIGITAL-TO-ANALOG CONVERTER |
| THS5641EVM | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 THS5641 Eval Mod RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
| THS5641IDW | 功能描述:IC 8-BIT 100MSPS D/A 28-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:CommsDAC™ 產(chǎn)品培訓模塊:Data Converter Fundamentals DAC Architectures 標準包裝:3,000 系列:nanoDAC™ 設(shè)置時間:80µs 位數(shù):18 數(shù)據(jù)接口:DSP，MICROWIRE?，QSPI?，串行，SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:SOT-23-8 供應(yīng)商設(shè)備封裝:SOT-23-8 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極 采樣率（每秒）:- 產(chǎn)品目錄頁面:784 (CN2011-ZH PDF) 配用:EVAL-AD5680EBZ-ND - BOARD EVAL FOR AD5680 其它名稱:AD5680BRJZ-2REEL7TR |
發(fā)布緊急采購，3分鐘左右您將得到回復。