- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383953 > TLC32044MFK (Texas Instruments, Inc.) VOICE-BAND ANALOG INTERFACE CIRCUITS PDF資料下載
參數(shù)資料
| 型號： | TLC32044MFK |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | VOICE-BAND ANALOG INTERFACE CIRCUITS |
| 中文描述： | 語音頻帶模擬接口電路 |
| 文件頁數(shù)： | 9/39頁 |
| 文件大?。?/td> | 535K |
| 代理商： | TLC32044MFK |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁
TLC32044C, TLC32044E, TLC32044I, TLC32044M TLC32045C, TLC32045I
VOICE-BAND ANALOG INTERFACE CIRCUITS
SLAS017F – MARCH 1988 – REVISED MAY 1995
9
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
INTERNAL TIMING CONFIGURATION
XTAL
OSC
TMS(SMJ)320
DSP
Divide
by 135
Commercial
External
Front-End
Full-Duplex
Split-Band
Filters
TA Register
(5 bits)
TA’ Register
(6 bits)
(2’s compl)
Adder/
Subtractor
(6 bits)
Divide by 2
TB Register
(6 bits)
[TA = 9 (1)]
[TA = 18 (2)]
(6 bits)
TX Counter A
[TB = 40; 7.2 kHz]
[TB = 36; 8.0 kHz]
[TB = 30; 9.6 kHz]
[TB = 20; 14.4 kHz]
[TB = 15; 19.2 kHz]
TX Counter B
RA Register
(5 bits)
RA’ Register
(6 bits)
(2’s compl)
Adder/
Subtractor
(6 bits)
Divide by 2
RB Register
(6 bits)
[RA = 9 (1)]
[RA = 18 (2)]
(6 bits)
RX Counter A
[RB = 40; 7.2 kHz]
[RB = 36; 8.0 kHz]
[RB = 30; 9.6 kHz]
[RB = 20; 14.4 kHz]
[RB = 15; 19.2 kHz]
RX Counter B
Divide by 4
d0, d1 = 0,0
d0, d1 = 1,1
d0, d1 = 0,1
d0, d1 = 1,0
d0, d1 = 0,0
d0, d1 = 1,1
d0, d1 = 0,1
d0, d1 = 1,0
576-kHz
Pulses
576-kHz
Pulses
Low-Pass/
(sin x/x
Correction
Switched
Capacitor Filter
CLK = 288-kHz
Square Wave
D/A
Conversion
Frequency
A/D
Conversion
Frequency/
High-Pass
Switched
Capacitor
Filter CLK
Low-Pass
Switched
Capacitor Filter
CLK = 288-kHz
Square Wave
SHIFT CLK
1.296 MHz (1)
2.592 MHz (2)
MSTR CLK
5.184 MHz (1)
10.368 MHz (2)
20.736 MHz (1)
41.472 MHz (2)
Optional External Circuitry
for Full Duplex Modems
153.6-kHz
Clock (1)
Split-band filtering can alternatively be performed after the analog input function via software in the TMS(SMJ)320.
These control bits are described in the AIC DX data word format section.
NOTE: Frequency 1 (20.736 MHz) is used to show how 153.6 kHz (for a commercially available modem split-band filter clock), popular speech
and modem sampling signal frequencies, and an internal 288-kHz switched-capacitor filter clock can be derived synchronously and as
submultiples of the crystal oscillator frequency. Since these derived frequencies are synchronous submultiples of the crystal frequency,
aliasing does not occur as the sampled analog signal passes between the analog converter and switched-capacitor filter stages.
Frequency 2 (41.472 MHz) is used to show that the AIC can work with high-frequency signals, which are used by high-speed digital signal
processors.
相關PDF資料 |
PDF描述 |
|---|---|
| TLC32045C | VOICE-BAND ANALOG INTERFACE CIRCUITS |
| TLC32045I | VOICE-BAND ANALOG INTERFACE CIRCUITS |
| TLC32046C | Wide-Band Analog Interface Circuit |
| TLC32046I | Wide-Band Analog Interface Circuit |
| TLC32046M | Wide-Band Analog Interface Circuit |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| TLC32044MFK/B | 制造商:Rochester Electronics LLC 功能描述: |
| TLC32044MFKB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Linear CODEC |
| TLC32044MJ | 制造商:TI 制造商全稱:Texas Instruments 功能描述:VOICE-BAND ANALOG INTERFACE CIRCUITS |
| TLC32044MJB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Linear CODEC |
| TLC32045C | 制造商:TI 制造商全稱:Texas Instruments 功能描述:VOICE-BAND ANALOG INTERFACE CIRCUITS |
發(fā)布緊急采購，3分鐘左右您將得到回復。