- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383953 > TLC320AD535C (Texas Instruments, Inc.) DUAL CHANNEL VOICE/DATA CODEC PDF資料下載
參數(shù)資料
| 型號(hào)： | TLC320AD535C |
| 廠商： | Texas Instruments, Inc. |
| 元件分類： | Codec |
| 英文描述： | DUAL CHANNEL VOICE/DATA CODEC |
| 中文描述： | 雙通道語音/數(shù)據(jù)編解碼器 |
| 文件頁數(shù)： | 48/84頁 |
| 文件大小： | 447K |
| 代理商： | TLC320AD535C |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁當(dāng)前第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁
3–9
3.7
Timing Requirements and Specifications in Slave Mode and Codec
Emulation Mode
3.7.1
Recommended Input Timing Requirements for Slave Mode, V
DD
= 5 V
MIN
NOM
MAX
UNIT
tr(MCLK)
tf(MCLK)
Master clock rise time
5
ns
Master clock fall time
5
ns
Master clock duty cycle
40%
60%
tw(RESET)
tsu(DIN)
th(DIN)
tsu(FL-CH)
RESET pulse duration
1 MCLK
DIN setup time before SCLK low (see Figure 4–3)
20
ns
DIN hold time after SCLK high (see Figure 4–3)
20
ns
Setup time from FS low to SCLK high
±
SCLK/4
ns
3.7.2
Operating Characteristics Over Recommended Range of Operating Free-Air
Temperature, V
DD
= 5 V (Unless Otherwise Noted) (see Note 23)
PARAMETER
MIN
TYP
MAX
UNIT
tc(SCLK)
tf(SCLK)
tr(SCLK)
Shift clock cycle time (see Figure 4–3)
125
ns
Shift clock fall time (see Figure 4–3)
18
ns
Shift clock rise time (see Figure 4–3)
18
ns
Shift clock duty cycle
45%
55%
td(CH-FDL)
td(CH-FDH)
Delay time from SCLK high to FSD low (see Figure 4–6)
50
ns
Delay time from SCLK high to FSD high
40
ns
td(FL-FDL)
Delay time from FS low to FSD low (slave to slave)
(see Figure 4–5)
40
ns
td(CH-DOUT)
Delay time from SCLK high to DOUT valid
(see Figures 4–3 and 4–7)
40
ns
td(CH-DOUTZ)
Delay time from SCLK
↑
to DOUT in high-impedance state
(see Figure 4–8)
20
ns
td(ML-EL)
td(ML-EH)
tf(EL)
tr(EH)
td(MH-CH)
td(MH-CL)
All typical values are at VDD = 5 V and TA = 25
°
C.
NOTE 23: All timing specifications are valid with CL = 20 pF.
Delay time from MCLK low to EOC low (see Figure 4–9)
40
ns
Delay time from MCLK low to EOC high (see Figure 4–9)
40
ns
EOC fall time (see Figure 4–9)
13
ns
EOC rise time (see Figure 4–9)
13
ns
Delay time from MCLK high to SCLK high
50
ns
Delay time from MCLK high to SCLK low
50
ns
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TLC320AD535C-I | DUAL CHANNEL VOICE/DATA CODEC |
| TLC320AD535I | DUAL CHANNEL VOICE/DATA CODEC |
| TLC320AC02I | Single-Supply Analog Interface Circuit |
| TLC320AD50IPT | SIGMA-DELTA ANALOG INTERFACE CIRCUITS WITH MASTER-SLAVE FUNCTION |
| TLC320AD50(中文) | Sigma-Delta Analog Interface Circuit With Master-Slave Function(Sigma-Delta 模擬接口具主從功能) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TLC320AD535C-I | 制造商:TI 制造商全稱:Texas Instruments 功能描述:DUAL CHANNEL VOICE/DATA CODEC |
| TLC320AD535I | 制造商:TI 制造商全稱:Texas Instruments 功能描述:DUAL CHANNEL VOICE/DATA CODEC |
| TLC320AD535IPM | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述: |
| TLC320AD535PM | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述: |
| TLC320AD545-EVM | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。