參數(shù)資料
型號(hào)： TLC320AD535C
廠商： Texas Instruments, Inc.
元件分類(lèi)： Codec
英文描述： DUAL CHANNEL VOICE/DATA CODEC
中文描述： 雙通道語(yǔ)音/數(shù)據(jù)編解碼器
文件頁(yè)數(shù)： 73/84頁(yè)
文件大?。?/td> 447K
代理商： TLC320AD535C
B–1
Appendix B
Secondary Communications
The function of the control bits DS15 and DS14 and the hardware terminals FC0 and FC1 are shown below.
Any combinational state of DS15, DS14, FC1, and FC0 not shown is ignored.
CONTROL FUNCTION OF SECONDARY COMMUNICATION
BITS
TERMINALS
FC1
DS15
DS14
FC0
0
0
Ignored
On the next falling edge of FS, the AIC receives DAC data D15–D02 at DIN and
transmits the ADC data D15–D00 from DOUT.
0
1
Ignored
On the next falling edge of the FS, the AIC receives DAC data D15–D02 at DIN and
transmits the ADC data D15–D00 from DOUT.
The phase adjustment is determined by the state of DS15 and DS14 such that on the
next rising edge of FS, the next ADC/DAC sampling time occurs later by the number
of MCLK periods determined by the value contained in the A
′
register. When the A
′
register value is negative, FS occurs earlier.
1
0
Ignored
On the next falling edge of FS, the AIC receives DAC data D15–D02 at DIN and
transmits the ADC data D15–D00 from DOUT.
The phase adjustment is determined by the state of D01 and D00. On the next rising
edge of FS, the next ADC/DAC sampling time occurs earlier by the number of MCLK
periods determined by the value contained in the A
′
register. When the A
′
register
value is negative, FS occurs later.
1
1
0
0
On the next falling edge of FS, the AIC receives DAC data D15–D02 at DIN and
transmits the ADC data D15–D00 from DOUT.
1
1
0
1
On the next falling edge of the FS, the AIC receives DAC data D15–D02 at DIN and
transmits the ADC data D15–D00 from DOUT.
The phase adjustment is determined by the state of FC1 and FC0 such that on the
next rising edge of FS, the next ADC/DAC sampling time occurs later by the number
of MCLK periods determined by the value contained in the A
′
register. When the A
′
register value is negative, FS occurs earlier.
1
1
1
0
On the next falling edge of FS, the AIC receives DAC data D15–D02 at DIN and
transmits the ADC data D15–D00 from DOUT.
The phase adjustment is determined by the state of FC1 and FC0 such that on the
next rising edge of FS, the next ADC/DAC sampling time occurs earlier by the number
of MCLK periods determined by the value contained in the A
′
register. When the A
′
register value is negative, FS occurs later.
1
1
1
1
On the next falling edge of FS, the AIC receives DAC data D15–D02 at DIN and
transmits the ADC data D15–D00 from DOUT.
相關(guān)PDF資料
PDF描述
TLC320AD535C-I DUAL CHANNEL VOICE/DATA CODEC
TLC320AD535I DUAL CHANNEL VOICE/DATA CODEC
TLC320AC02I Single-Supply Analog Interface Circuit
TLC320AD50IPT SIGMA-DELTA ANALOG INTERFACE CIRCUITS WITH MASTER-SLAVE FUNCTION
TLC320AD50(中文) Sigma-Delta Analog Interface Circuit With Master-Slave Function(Sigma-Delta 模擬接口具主從功能)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TLC320AD535C-I 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:DUAL CHANNEL VOICE/DATA CODEC
TLC320AD535I 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:DUAL CHANNEL VOICE/DATA CODEC
TLC320AD535IPM 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述:
TLC320AD535PM 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述:
TLC320AD545-EVM 制造商:Rochester Electronics LLC 功能描述:- Bulk
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*