- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98252 > TLV320AIC13C (TEXAS INSTRUMENTS INC) SPECIALTY CONSUMER CIRCUIT, PDSO30 PDF資料下載
參數(shù)資料
| 型號： | TLV320AIC13C |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 消費(fèi)家電 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PDSO30 |
| 封裝： | PLASTIC, SOP-30 |
| 文件頁數(shù)： | 7/55頁 |
| 文件大小： | 455K |
| 代理商： | TLV320AIC13C |
第1頁第2頁第3頁第4頁第5頁第6頁當(dāng)前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁
3–2
3.2.3
Decimation Filter
The decimation filters are either FIR filters or IIR filters selected by bit D5 of the control register 1. The FIR filter
provides linear-phase output with 17/fs group delay, whereas the IIR filter generates nonlinear phase output with
negligible group delay. The decimation filters reduce the digital data rate to the sampling rate. This is accomplished
by decimating with a ratio of 1:128. The output of the decimation filter is a 16-bit 2s-complement data word clocking
at the sample rate selected for that particular data channel. The BW of the filter is (0.45
× FS) and scales linearly with
the sample rate.
3.2.4
Sigma-Delta DAC
The sigma-delta digital-to-analog converter is a sigma-delta modulator with 128/256/512-x oversampling. The DAC
provides high-resolution, low-noise performance using oversampling techniques. The oversampling ratio in DAC is
programmable to 256/512 using bits D4–D3 of control register 3, the default being 128. Oversampling ratio of 512
can be used when FS is a maximum of 8 Ksps and an oversampling ratio of 256 can be used when FS is a maximum
of 16 Ksps. M should be a multiple of 2 for oversampling ratio of 256 and 4 for an oversampling ratio of 512.
3.2.5
Interpolation Filter
The interpolation filters are either FIR filters or IIR filters selected by bit D5 of the control register 1. The FIR filter
provides linear-phase output with 18/fs group delay, whereas the IIR filter generates nonlinear phase output with
negligible group delay. The interpolation filter resamples the digital data at a rate of 128/256/512 times the incoming
sample rate, based on the oversampling rate of DAC. The high-speed data output from the interpolation filter is then
used in the sigma-delta DAC. The BW of the filter is (0.45
× FS) and scales linearly with the sample rate.
3.2.6
Analog/Digital/Side-Tone Loopback
The analog and digital loopbacks provide a means of testing the data ADC/DAC channels and can be used for
in-circuit system level tests. The analog loopback always has the priority to route the DAC low pass filter output into
the analog input where it is then converted by the ADC to a digital word. The digital loopback routes the ADC output
to the DAC input on the device. Analog loopback is enabled by writing a 1 to bit D2 in the control register 1. Digital
loopback is enabled by writing a 1 to bit D1 in control register 1. The side-tone digital loopback attenuates the ADC
output and mixes it with the input of the DAC. The level of the side tone is set by DSTG, bits D5–D3 of the control
register 5C.
3.2.7
ADC PGA
TLV320AIC13 has a built-in PGA for controlling the signal levels at ADC outputs. ADC PGA gain setting can be
selected by writing into bits D5–D0 of register 5A. The PGA range of the ADC channel is 20 dB to –42 dB in steps
of 1 dB and mute. To avoid sudden jumps in signal levels with PGA changes, the gains are applied internally with
zero-crossovers.
3.2.8
DAC PGA
TLV320AIC13 has a built-in PGA for controlling the analog output signal levels in DAC channel. DAC PGA gain setting
can be selected by writing into bits D5–D0 of register 5B. The PGA range of the DAC channel is 20 dB to –42 dB in
steps of 1 dB, and mute. To avoid sudden pop-sounds with power-up/down and gain changes the power-up/down
and gain changes for DAC channel are applied internally with zero-crossovers.
3.3
Analog Input/Output
The TLV320AIC13 has three programmable analog inputs and three programmable analog outputs. Bits D2–D1 of
control register 6 select the analog input source from MICIN, INP1/M1, or INP2/M2. All analog I/O is either
single-ended or differential. All analog input signals are self-biased to 1.35 V. The three analog outputs are configured
by bits D7, D6, D5, and D4–D3 of control register 6.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TLV320AIC13I | SPECIALTY CONSUMER CIRCUIT, PDSO30 |
| TLV320AIC14C | SPECIALTY CONSUMER CIRCUIT, PDSO30 |
| TLV320AIC14I | SPECIALTY CONSUMER CIRCUIT, PDSO30 |
| TLV320AIC22PT | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
| TLV320AIC22PTR | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TLV320AIC13CDBT | 功能描述:接口—CODEC Single CODEC RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| TLV320AIC13CDBTG4 | 功能描述:接口—CODEC Single CODEC RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| TLV320AIC13CDBTR | 功能描述:接口—CODEC Lo-Pwr Mono Voice Band CODEC RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| TLV320AIC13CDBTRG4 | 功能描述:接口—CODEC Lo-Pwr Mono Voice Band CODEC RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| TLV320AIC13EVM | 功能描述:EVALUATION MOD FOR TLV320AIC13 RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電源管理，電池充電器 嵌入式:否 已用 IC / 零件:MAX8903A 主要屬性:1 芯鋰離子電池 次要屬性:狀態(tài) LED 已供物品:板 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。