參數(shù)資料
型號(hào)： TLV320AIC14I
廠商： TEXAS INSTRUMENTS INC
元件分類： 消費(fèi)家電
英文描述： SPECIALTY CONSUMER CIRCUIT, PDSO30
封裝： PLASTIC, TSSOP-30
文件頁(yè)數(shù)： 10/54頁(yè)
文件大?。?/td> 450K
代理商： TLV320AIC14I
3–5
initialization cycle that lasts for 132 MCLKs, during which the DSPs serial port is put in 3-state. For a cascaded system
the rise time of H/W RESET needs to be less than the MCLK period and should satisfy setup time requirement of 2 ns
with respect to MCLK rise-edge. In stand-alone-slave mode SCLK must be running during RESET. RESET must be
synchronized with MCLK in all cases.
3.5.2
Power Management
Most of the device (except the digital interface) enters the power-down mode when D7 and D6, in control register 3,
are set to 1. When the PWRDN pin is low, the entire device is powered down. In either case, register contents are
preserved and the output of the amplifier is held at midpoint voltage to minimize pops and clicks.
The amount of power drawn during software power down is higher than during a hardware power down because of
the current required to keep the digital interface active. Additional differences between software and hardware
power-down modes are detailed in the following paragraphs.
3.5.2.1 Software Power-Down
Data bits D7 and D6 of control register 3 are used by TLV320AIC14 to turn on or off the software power-down mode,
which takes effect in the next frame FS. The ADC and DAC can be powered down individually. In the software
power-down, the digital interface circuit is still active while the internal ADC and DAC channel and differential output
OUTP1 and OUTM1 are disabled, and DOUT is put in 3-state in the data frame only. Register data in the control frame
is still accepted via DIN, but data in the data frame is ignored. The device returns to normal operation when D7 and
D6 of control register 3 are reset.
3.5.2.2 Hardware Power-Down
The TLV320AIC14 requires the PWRDN signal to be synchronized with MCLK. When PWRDN is held low, the device
enters hardware power-down mode. In this state, the internal clock control circuit and the differential outputs are
disabled. All other digital I/Os are disabled and DIN can not accept any data input. The device can only be returned
to normal operation by holding PWRDN high. When not holding the device in the hardware power-down mode,
PWRDN must be tied high.
3.6
Digital Interface
3.6.1
Clock Source (MCLK, SCLK)
MCLK is the external master clock input. The clock circuit generates and distributes necessary clocks throughout the
device. SCLK is the bit clock used to receive and transmit data synchronously. When the device is in the master mode,
SCLK and FS are output and derived from MCLK in order to provide clocking the serial communications between the
device and a digital signal processor (DSP). When in the slave mode, SCLK and FS are inputs. In the non-turbo mode
(TURBO = 0), SCLK frequency is defined by:
SCLK = (16
× FS × #Devices × mode)
Where:
FS is the frame-sync frequency.
#Device is the number of the device in cascade.
Mode is equal to 1 for continuous data transfer mode and 2 for programming mode.
In turbo mode, see Section 3.8.3.
3.6.2
Serial Data Out (DOUT)
DOUT is placed in the high-impedance state after transmission of the LSB is completed. In data frame, the data word
is the ADC conversion result. In the control frame, the data is the register read results when requested by the
read/write (R/W) bit. If a register read is not requested, the low eight bits of the secondary word are all zeroes. Valid
data on DOUT is taken from the high-impedance state by the falling edge of frame-sync (FS). The first bit transmitted
on the falling edge of FS is the MSB of valid data.
相關(guān)PDF資料
PDF描述
TLV320AIC22PT SPECIALTY CONSUMER CIRCUIT, PQFP48
TLV320AIC22PTR SPECIALTY CONSUMER CIRCUIT, PQFP48
TLV320AIC23BGQE SPECIALTY CONSUMER CIRCUIT, PBGA80
TLV320AIC23BIGQE SPECIALTY CONSUMER CIRCUIT, PBGA80
TLV320AIC23BIPW SPECIALTY CONSUMER CIRCUIT, PDSO28
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TLV320AIC14IDBT 功能描述:接口—CODEC Lo-Pwr Mono Voice Band CODEC RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
TLV320AIC14IDBT-1 制造商:Rochester Electronics LLC 功能描述: 制造商:Texas Instruments 功能描述:
TLV320AIC14IDBTG4 功能描述:接口—CODEC Lo-Pwr Mono Voice Band CODEC RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
TLV320AIC14IDBTR 功能描述:接口—CODEC Lo-Pwr Mono Voice Band CODEC RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
TLV320AIC14IDBTRG4 功能描述:接口—CODEC Lo-Pwr Mono Voice Band CODEC RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*