參數(shù)資料
型號： TLV320AIC22PTR
廠商： Texas Instruments, Inc.
元件分類： Codec
英文描述： DUAL VOIP CODEC
中文描述： 雙VoIP編解碼器
文件頁數(shù)： 25/55頁
文件大小： 763K
代理商： TLV320AIC22PTR
TLV320AIC22
DUAL VOIP CODEC
SLAS281B – JULY 2000 – REVISED JUNE 2002
31
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
ADC and DAC channel data (continued)
On the receive side (DAC), the DSP can use the same flag bits it extracts from the DOUT bit stream. It can use
it as the DATA request signal for the DAC of the same codec and send the DAC data on DIN during the next
frame.
The valid data appears in the Ith or (I + N)th frame. For every D number of valid ADC data bytes, the ADC
transmits a valid data word in the (I + 1)th frame, for N times, and in the Ith frame for (D – N) times. I, N, and
D are the values used for the (I + N/D) divider.
For this example where MCLK = 32.768 MHz, I + N/D = 4 + 4/9 and the sample rate is 14.4 kHz, the ADC data
will appear in the fifth frame four times and in the fourth frame five times, repeating. The valid data bit/FSYNC
pattern will be (in terms of frame syncs):
4, 5, 4, 5, 4, 5, 4, 5, 4
Then, this sequence repeats. See Table 12 for I, N, and D derivations for this example.
Table 12. I, N, and D Derivation for 32.768-MHz Clock and 14.4-kHz Sampling Rate
PARAMETER OR VARIABLE
EQUATION
VALUE
MCLK
None
32.768 MHz (given)
BCLK
MCLK/2
16.384 MHz
FSYNC
BCLK/256
64 kHz
Sample rate
MCLK/(512 x (I + N/D))
14.4 kHz (given)
I + N/D
MCLK/(512 x sample rate)
4.4444
I
4
N
4
D
9
Example 3: This example is for the case where codec 1 and codec 2 have different sampling rates. If an 8-kHz
sampling rate is needed on codec 1, then codec 1 sends a valid data word every eighth frame for its particular
time slot. If a 16-kHz sampling rate is needed on codec 2, then codec 2 sends a valid data word every fourth
frame for its particular time slot. Table 13 shows the derivation of the parameters for each codec. A 32.768-MHz
master clock is assumed.
Table 13. I, N, and D Derivation for 32.768-MHz Clock, With an 8-kHz Sampling Rate for
Codec 1 and a 16-kHz Sampling Rate for Codec 2
PARAMETER OR
VARIABLE
CODEC
EQUATION
VALUE
MCLK
–
None
32.768 MHz (given)
BCLK
–
MCLK/2
16.384 MHz
FSYNC
–
BCLK/256
64 kHz
Sample rate
Codec 1
MCLK/[512 x (I + N/D)]
8 kHz (given)
I + N/D
Codec 1
MCLK/(512 x sample rate)
8
I
Codec 1
8
N
Codec 1
0
D
Codec 1
9
Sample rate
Codec 2
MCLK/[512 x (I + N/D)]
16 kHz (given)
I + N/D
Codec 2
MCLK/(512 x sample rate)
4
I
Codec 2
4
N
Codec 2
0
D
Codec 2
9
相關(guān)PDF資料
PDF描述
TLV320AIC26IRHBG4 LOW POWER STEREO AUDIO CODEC WITH HEADPHONE/SPEAKER AMPLIFIER AND 12-BIT BATTERY / TEMPERATURE / AUXILIARY ADC
TLV320AIC26IRHBR LOW POWER STEREO AUDIO CODEC WITH HEADPHONE/SPEAKER AMPLIFIER AND 12-BIT BATTERY / TEMPERATURE / AUXILIARY ADC
TLV320AIC26IRHB LOW POWER STEREO AUDIO CODEC WITH HEADPHONE/SPEAKER AMPLIFIER AND 12-BIT BATTERY / TEMPERATURE / AUXILIARY ADC
TLV320AIC29_07 STWREO AUDIO CODEC WITH INTERGRATED HEADPHONE AND SPEAKER AMPLIFIERS
TLW-102-06-G-D-01 4 CONTACT(S), MALE, STRAIGHT TWO PART BOARD CONNECTOR, SOLDER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TLV320AIC23 制造商:TI 制造商全稱:Texas Instruments 功能描述:STereo Audio CODEC, 8- to 96kHz, With Integrated Headphone Amplifier
TLV320AIC23_06 制造商:TI 制造商全稱:Texas Instruments 功能描述:Stereo Audio CODEC, 8-to 96-kHz, With Integrated Headphone Amplifier
TLV320AIC23B 制造商:TI 制造商全稱:Texas Instruments 功能描述:Stereo Audio CODEC, 8-to 96-kHz, With Integrated Headphone Amplifier
TLV320AIC23B_06 制造商:TI 制造商全稱:Texas Instruments 功能描述:Stereo Audio CODEC, 8-to 96-kHz, With Integrated Headphone Amplifier
TLV320AIC23BGQE 功能描述:接口—CODEC Lo-Pwr Highly Integrated Codec RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*