- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98262 > TLV5638QDREP (TEXAS INSTRUMENTS INC) SERIAL INPUT LOADING, 3.5 us SETTLING TIME, 12-BIT DAC, PDSO8 PDF資料下載
參數(shù)資料
| 型號： | TLV5638QDREP |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | DAC |
| 英文描述： | SERIAL INPUT LOADING, 3.5 us SETTLING TIME, 12-BIT DAC, PDSO8 |
| 封裝： | GREEN, PLASTIC, MS-012AA, SOIC-8 |
| 文件頁數(shù)： | 18/21頁 |
| 文件大小： | 523K |
| 代理商： | TLV5638QDREP |
TLV5638EP
2.7V TO 5.5V LOW POWER DUAL 12BIT DIGITALTOANALOG
CONVERTER WITH INTERNAL REFERENCE AND POWER DOWN
SGLS130B JULY 2002 REVISED DECEMBER 2003
6
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
electrical characteristics over recommended operating conditions (unless otherwise noted)
(continued)
analog output dynamic performance
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
ts(FS)
Output settling time, full scale
RL = 10 k,CL = 100 pF,
Fast
1
3
s
ts(FS)
Output settling time, full scale
RL = 10 k,CL = 100 pF,
See Note 11
Slow
3.5
7
s
ts(CC)
Output settling time, code to code
RL = 10 k,CL = 100 pF,
Fast
0.5
1.5
s
ts(CC)
Output settling time, code to code
RL = 10 k,CL = 100 pF,
See Note 12
Slow
1
2
s
SR
Slew rate
RL = 10 k,CL = 100 pF,
Fast
12
V/ s
SR
Slew rate
RL = 10 k,CL = 100 pF,
See Note 13
Slow
1.8
V/
s
Glitch energy
DIN = 0 to 1,
FCLK = 100 kHz,
CS = VDD
5
nVs
SNR
Signal-to-noise ratio
69
74
S/(N+D)
Signal-to-noise + distortion
fs = 480 kSPS, fout = 1 kHz,
58
67
dB
THD
Total harmonic distortion
fs = 480 kSPS, fout = 1 kHz,
RL = 10 k,CL = 100 pF
69
57
dB
Spurious free dynamic range
RL = 10 k ,CL = 100 pF
57
72
NOTES: 12. Settling time is the time for the output signal to remain within
±0.5 LSB of the final measured value for a digital input code change
of 0x020 to 0xFDF and 0xFDF to 0x020 respectively. Not tested, assured by design.
13. Settling time is the time for the output signal to remain within
± 0.5 LSB of the final measured value for a digital input code change
of one count. Not tested, assured by design.
14. Slew rate determines the time it takes for a change of the DAC output from 10% to 90% full-scale voltage.
digital input timing requirements
MIN
NOM
MAX
UNIT
tsu(CSCK)
Setup time, CS low before first negative SCLK edge
10
ns
tsu(C16-CS)
Setup time, 16th negative SCLK edge (when D0 is sampled) before CS rising edge
10
ns
twH
SCLK pulse width high
25
ns
twL
SCLK pulse width low
25
ns
tsu(D)
Setup time, data ready before SCLK falling edge
10
ns
th(D)
Hold time, data held valid after SCLK falling edge
5
ns
相關PDF資料 |
PDF描述 |
|---|---|
| TLV5638MDREP | SERIAL INPUT LOADING, 3.5 us SETTLING TIME, 12-BIT DAC, PDSO8 |
| TLV5639CDWRG4 | PARALLEL, WORD INPUT LOADING, 3.5 us SETTLING TIME, 12-BIT DAC, PDSO20 |
| TLV5639IDWRG4 | PARALLEL, WORD INPUT LOADING, 3.5 us SETTLING TIME, 12-BIT DAC, PDSO20 |
| TLV5639CPWRG4 | PARALLEL, WORD INPUT LOADING, 3.5 us SETTLING TIME, 12-BIT DAC, PDSO20 |
| TLV5639IPW | PARALLEL, WORD INPUT LOADING, 3.5 us SETTLING TIME, 12-BIT DAC, PDSO20 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| TLV5638QDRG4 | 功能描述:數(shù)模轉換器- DAC 12B 1 or 3.5 us DAC Serial Inp Dual DAC RoHS:否 制造商:Texas Instruments 轉換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| TLV5639 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:2.7 V TO 5.5 V LOW POWER 12-BIT DIGITAL-TO-ANALOG CONVERTERS WITH INTERNAL REFERENCE AND POWER DOWN |
| TLV5639C | 制造商:TI 制造商全稱:Texas Instruments 功能描述:2.7 V TO 5.5 V LOW POWER 12-BIT DIGITAL-TO-ANALOG CONVERTERS WITH INTERNAL REFERENCE AND POWER DOWN |
| TLV5639CDW | 功能描述:數(shù)模轉換器- DAC 12bit DAC w/V Ref RoHS:否 制造商:Texas Instruments 轉換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| TLV5639CDWG4 | 功能描述:數(shù)模轉換器- DAC 12bit DAC w/V Ref RoHS:否 制造商:Texas Instruments 轉換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復。