參數(shù)資料
型號: TMC2250A
廠商: Fairchild Semiconductor Corporation
英文描述: Matrix Multiplier 12 x 10 bit, 50 MHz
中文描述: 矩陣乘法12 × 10位,50兆赫
文件頁數(shù): 10/23頁
文件大?。?/td> 186K
代理商: TMC2250A
PRODUCT SPECIFICATION
TMC2250A
10
REV. 1.0.2 10/25/00
9-Tap FIR Filter Mode (01)
The architecture for this configuration is shown in Figure 4.
The user loads the desired coefficient set, presents input data
to ports A and B simultaneously (most applications will wire
the A and B inputs together), and receives the resulting 9-
sample response, half-LSB rounded to 16 bits, 5 to 13 clock
cycles later. A new output data word is available every clock
cycle.
The figure shows that the input data are automatically right-
shifted by one position through the row of multiplier input
registers on every clock in anticipation of a new input data
word.
CASOUT(13) =
A(9)KA3(9)+A(8)KA2(8)+A(7)KA1(7)
+B(6)KB3(9)+B(5)KB2(8)+B(4)KB1(7)
+B(3)KC3(9)+B(2)KC2(8)+B(1)KC1(7)
+CASIN(10)
Latency: Impulse in to center of 9-tap response =9 registers.
Cascade In to Cascade Out=4 registers.
Figure 3. 9-Tap FIR Filter Impulse Response (Mode 01)
CLK
1
01
10
11
1.0
01
Q13
Q13
KC1
KC2
KC3
KB1
KB2
KB3
KA1
KA2
KA3
K_1
K_2
K_3
2
3
4
5
6
7
8
9
10
11
12
13
15
16
17
14
CWE
KA, KB, KC
DATA IN A, B
MODE CONTROL
CASIN
CASOUT
相關(guān)PDF資料
PDF描述
TMC2250AG1C Matrix Multiplier 12 x 10 bit, 50 MHz
TMC2250AG1C2 Matrix Multiplier 12 x 10 bit, 50 MHz
TMC2250AG1C3 Matrix Multiplier 12 x 10 bit, 50 MHz
TMC2250AH6C JT 7C 7#20 PIN PLUG
TMC2250AH6C2 Matrix Multiplier 12 x 10 bit, 50 MHz
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMC2250AG1C 制造商:CADEKA 制造商全稱:CADEKA 功能描述:Matrix Multiplier 12 x 10 bit, 50 MHz
TMC2250AG1C2 制造商:CADEKA 制造商全稱:CADEKA 功能描述:Matrix Multiplier 12 x 10 bit, 50 MHz
TMC2250AG1C3 制造商:CADEKA 制造商全稱:CADEKA 功能描述:Matrix Multiplier 12 x 10 bit, 50 MHz
TMC2250AH5C 制造商:Rochester Electronics LLC 功能描述:- Bulk
TMC2250AH5C2 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Matrix Multiplier 12 x 10 bit, 50 MHz