- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382649 > TMP320F2810PGFA (Texas Instruments, Inc.) DIGITAL SIGNAL PROCESSORS PDF資料下載
參數(shù)資料
| 型號： | TMP320F2810PGFA |
| 廠商： | Texas Instruments, Inc. |
| 元件分類： | 數(shù)字信號處理 |
| 英文描述： | DIGITAL SIGNAL PROCESSORS |
| 中文描述： | 數(shù)字信號處理器 |
| 文件頁數(shù)： | 36/103頁 |
| 文件大?。?/td> | 1341K |
| 代理商： | TMP320F2810PGFA |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁當前第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁
TMS320F2810, TMS320F2812
DIGITAL SIGNAL PROCESSORS
SPRS174B
–
APRIL 2001
–
REVISED SEPTEMBER 2001
36
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251
–
1443
vector table mapping
The interrupt vector table can be mapped into the five distinct areas listed in Table 19.
Table 19. Interrupt Vector Table Mapping
VECTOR MAPS
VECTORS FETCHED
FROM
ADDRESS RANGE
VMAP
M0M1MAP
MP/MC
ENPIE
M1 Vector
M1 SARAM Block
0x000000
–
0x00003F
0
0
X
X
M0 Vector
M0 SARAM Block
0x000000
–
0x00003F
0
1
X
X
BROM Vector
XINTF Vector
§
ROM Block
0x3FFFC0
–
0x3FFFFF
1
X
0
0
XINTF Zone 7 Block
0x3FFFC0
–
0x3FFFFF
1
X
1
0
PIE Vector
PIE Block
0x000D00
–
0x000DFF
1
X
X
1
On the F2810 and F2812 devices, the VMAP and M0M1MAP modes are set to
“
1
”
on reset. The ENPIE mode is forced to
“
0
”
on reset.
Vector map M1 Vector is a reserved mode only.
§
Valid on F2812 only
After reset operation, the vector table will be located in the areas listed in Table 20.
Table 20. Vector Table Mapping After Reset Operation
VECTOR MAPS
RESET FETCHED
FROM
ADDRESS RANGE
VMAP
M0M1MAP
MP/MC
ENPIE
BROM Vector
XINTF Vector
§
On the F2810 and F2812 devices, the VMAP and M0M1MAP modes are set to
“
1
”
on reset. The ENPIE mode is forced to
“
0
”
on reset.
§
Valid on F2812 only
ROM Block
0x3FFFC0
–
0x3FFFFF
1
1
0
0
XINTF Zone 7 Block
0x3FFFC0
–
0x3FFFFF
1
1
1
0
The vector mapping is controlled by the following mode bits/signals:
VMAP:
This bit is found in Status Register 1 (bit 3). A device reset sets this bit to 1. The state of this
bit can be modified by writing to ST1 or by
“
SETC/CLRC VMAP
”
instructions.
M0M1MAP:
This bit is found in Status Register 1 (bit 11). A device reset sets this bit to 1. The state of this
bit can be modified by writing to ST1 or by
“
SETC/CLRC M0M1MAP
”
instructions. This bit
should remain set. M0M1MAP = 0 is reserved for TI testing.
MP/MC:
This bit is found in XINTCNF2 Register (bit 8). On the F2812, the default value of this bit, on
reset, is set by the XMP/MC input device signal. On the F2810, XMP/MC is tied low internally.
The state of this bit can be modified by writing to the XINTCNF2 register (address 0x0000
0B34).
ENPIE:
This bit is found in PIECTRL Register (bit 0). The default value of this bit, on reset, is set to
“
0
”
(PIE disabled). The state of this bit can be modified by writing to the PIECTRL register
(address 0x0000 0CE0).
The external interrupts are configured using the registers listed in Table 27.
P
相關PDF資料 |
PDF描述 |
|---|---|
| TMX320F2810PGFAEP | Digital Signal Processors |
| TMP320F2810PGFAEP | Digital Signal Processors |
| TMX320F2810PGFS | DIGITAL SIGNAL PROCESSORS |
| TMP320F2810PGFS | DIGITAL SIGNAL PROCESSORS |
| TMX320TCI6482 | Communications Infrastructure Digital Signal Processor |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| TMP320F2810PGFAEP | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Digital Signal Processors |
| TMP320F2810PGFS | 制造商:TI 制造商全稱:Texas Instruments 功能描述:DIGITAL SIGNAL PROCESSORS |
| TMP320F2811GHHA | 制造商:TI 制造商全稱:Texas Instruments 功能描述:TMS320R2811, TMS320R2812 Digital Signal Processors |
| TMP320F2811GHHQ | 制造商:TI 制造商全稱:Texas Instruments 功能描述:TMS320R2811, TMS320R2812 Digital Signal Processors |
| TMP320F2811GHHS | 制造商:TI 制造商全稱:Texas Instruments 功能描述:TMS320R2811, TMS320R2812 Digital Signal Processors |
發(fā)布緊急采購，3分鐘左右您將得到回復。