參數(shù)資料
型號(hào)： TMS320C6414TZLZ7
廠商： Texas Instruments
文件頁數(shù)： 97/146頁
文件大?。?/td> 0K
描述： IC DSP FIXED-POINT 532-FCBGA
標(biāo)準(zhǔn)包裝： 60
系列： TMS320C6414T/15T/16T
類型： 定點(diǎn)
接口： 主機(jī)接口，McBSP，PCI，UTOPIA
時(shí)鐘速率： 720MHz
非易失內(nèi)存： 外部
芯片上RAM： 1.03MB
電壓 - 輸入/輸出： 3.30V
電壓 - 核心： 1.20V
工作溫度： 0°C ~ 90°C
安裝類型： 表面貼裝
封裝/外殼： 532-BFBGA，F(xiàn)CBGA
供應(yīng)商設(shè)備封裝： 532-FCBGA（23x23）
包裝： 托盤
配用： TMDXEVM6452-ND - TMDXEVM6452
296-23038-ND - DSP STARTER KIT FOR TMS320C6416
其它名稱： 296-19386
TMS320C6414T, TMS320C6415T, TMS320C6416T
FIXEDPOINT DIGITAL SIGNAL PROCESSORS
SPRS226M NOVEMBER 2003 REVISED APRIL 2009
54
POST OFFICE BOX 1443
HOUSTON, TEXAS 772511443
Terminal Functions (Continued)
SIGNAL
TYPE
IPD/
DESCRIPTION
NAME
NO.
TYPE
IPD/
IPU
DESCRIPTION
UTOPIA SLAVE (ATM CONTROLLER) TRANSMIT INTERFACE (CONTINUED)
UXDATA7Y
AD10
UXDATA6Y
AD9
UXDATA5Y
AD8
8-bit Transmit Data Bus
Using the Transmit Data Bus, the UTOPIA Slave (on the rising edge of the UXCLK) transmits
UXDATA4Y
AE8
O/Z
8-bit Transmit Data Bus
Using the Transmit Data Bus, the UTOPIA Slave (on the rising edge of the UXCLK) transmits
the 8-bit ATM cells to the Master ATM Controller.
UXDATA3Y
AF9
O/Z
the 8-bit ATM cells to the Master ATM Controller.
When the UTOPIA peripheral is disabled (UTOPIA_EN [BEA11 pin] = 0), these pins are tied-
UXDATA2Y
AF7
When the UTOPIA peripheral is disabled (UTOPIA_EN [BEA11 pin] = 0), these pins are tied-
off.
UXDATA1Y
AE7
off.
UXDATA0Y
AD7
UTOPIA SLAVE (ATM CONTROLLER) RECEIVE INTERFACE
URCLKY
AD12
I
h
Source clock for UTOPIA receive driven by Master ATM Controller.
When the UTOPIA peripheral is disabled (UTOPIA_EN [BEA11 pin] = 0), this pin is tied-off.
URCLAVY
AF14
O/Z
Receive cell available status output signal from UTOPIA Slave.
0
indicates NO space is available to receive a cell from Master ATM Controller
1
indicates space is available to receive a cell from Master ATM Controller
When the UTOPIA peripheral is disabled (UTOPIA_EN [BEA11 pin] = 0), this pin is tied-off.
URENBY
AD15
I
UTOPIA receive interface enable input signal. Asserted by the Master ATM Controller to indi-
cate to the UTOPIA Slave to sample the Receive Data Bus (URDATA[7:0]) and URSOC signal
in the next clock cycle or thereafter.
When the UTOPIA peripheral is disabled (UTOPIA_EN [BEA11 pin] = 0), this pin is tied-off.
URSOCY
AB14
I
h
Receive Start-of-Cell signal. This signal is output by the Master ATM Controller to indicate to
the UTOPIA Slave that the first valid byte of the cell is available to sample on the 8-bit Receive
Data Bus (URDATA[7:0]).
When the UTOPIA peripheral is disabled (UTOPIA_EN [BEA11 pin] = 0), this pin is tied-off.
CLKX1/
URADDR4§
AB12
I/O/Z
McBSP1 [default] or UTOPIA receive address pins
As UTOPIA receive address pins URADDR[4:0] (I), UTOPIA_EN (BEA11 pin) = 1:
CLKS1/
URADDR3§
AC8
I
As UTOPIA receive address pins URADDR[4:0] (I), UTOPIA_EN (BEA11 pin) = 1:
5-bit Slave receive address input pins driven by the Master ATM Controller to identify and
select one of the Slave devices (up to 31 possible) in the ATM System.
CLKR1/
URADDR2§
AC10
I/O/Z
select one of the Slave devices (up to 31 possible) in the ATM System.
URADDR1 and URADDR0 pins are tied off when the UTOPIA peripheral is disabled
[UTOPIA_EN (BEA11 pin) = 0]
URADDR1Y
AF10
I
[UTOPIA_EN (BEA11 pin) = 0]
For the McBSP1 pin functions (UTOPIA_EN (BEA11 pin) = 0 [default]), see the
URADDR0Y
AE10
I
For the McBSP1 pin functions (UTOPIA_EN (BEA11 pin) = 0 [default]), see the
MULTICHANNEL BUFFERED SERIAL PORT 1 (McBSP1) section of this table.
I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground
IPD = Internal pulldown, IPU = Internal pullup. (These IPD/IPU signal pins feature a 30-k IPD or IPU resistor. To pull up a signal to the opposite
supply rail, a 1-k
resistor should be used.)
§ These pins are multiplexed pins. For more details, see the Device Configurations section of this data sheet.
hExternal pulldowns required: If UTOPIA is selected (BEA11 = 1) and these pins are connected to other devices, then a 10-k resistor must be
used to externally pull down each of these pins. If these pins are “no connects”, then only UXCLK and URCLK need to be pulled down and other
pulldowns are not necessary.
External pullups required: If UTOPIA is selected (BEA11 = 1) and these pins are connected to other devices, then a 10-k resistor must be used
to externally pull up each of these pins. If these pins are “no connects”, then the pullups are not necessary.
ΨThe C6414T device does not support the UTOPIA peripheral; therefore, these standalone UTOPIA pins are Reserved (leave unconnected, do
not connect to power or ground) with the exception of UXCLK and URCLK which should be connected to a 10-k
pulldown resistor (see the
square [
h] footnote).
相關(guān)PDF資料
PDF描述
JWS60024 PWR SUP 24.0V 27A SNG OUTPUT
AMC18DRYN-S734 CONN EDGECARD 36POS DIP .100 SLD
A54SX16A-TQG100 IC FPGA 180I/O 100TQFP
A40MX04-VQG80 IC FPGA 69I/O 80VQFP
R24P215S/P/R6.4 CONV DC/DC 2W 24VIN 15VOUT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMS320C6414TZLZ8 制造商:Rochester Electronics LLC 功能描述: 制造商:Texas Instruments 功能描述:
TMS320C6414TZLZA6 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMS320C6414TZLZA7 制造商:Rochester Electronics LLC 功能描述: 制造商:Texas Instruments 功能描述:
TMS320C6414TZLZA8 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMS320C6415 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSORS
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*