- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄19410 > TMS320C6415TBZLZA8 (Texas Instruments)IC FIXED-POINT DSP 532-FCBGA PDF資料下載
參數(shù)資料
| 型號： | TMS320C6415TBZLZA8 |
| 廠商： | Texas Instruments |
| 文件頁數(shù)： | 116/146頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC FIXED-POINT DSP 532-FCBGA |
| 標(biāo)準(zhǔn)包裝： | 60 |
| 系列： | TMS320C6414T/15T/16T |
| 類型： | 定點 |
| 接口： | 主機接口，McBSP，PCI，UTOPIA |
| 時鐘速率： | 850MHz |
| 非易失內(nèi)存： | 外部 |
| 芯片上RAM： | 1.03MB |
| 電壓 - 輸入/輸出： | 3.30V |
| 電壓 - 核心： | 1.20V |
| 工作溫度： | -40°C ~ 105°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 532-BFBGA，F(xiàn)CBGA |
| 供應(yīng)商設(shè)備封裝： | 532-FCBGA（23x23） |
| 包裝： | 托盤 |
| 配用： | TMDXEVM6452-ND - TMDXEVM6452 296-23038-ND - DSP STARTER KIT FOR TMS320C6416 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁當(dāng)前第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁
TMS320C6414T, TMS320C6415T, TMS320C6416T
FIXEDPOINT DIGITAL SIGNAL PROCESSORS
SPRS226M NOVEMBER 2003 REVISED APRIL 2009
71
POST OFFICE BOX 1443
HOUSTON, TEXAS 772511443
31
16
15
14
13
12
11
10
9
8
Reserved
Enable or
Non-Enabled
Interrupt Wake
Enabled
Interrupt Wake
PD3
PD2
PD1
R/W-0
7
0
Legend: R/Wx = Read/write reset value
NOTE: The shadowed bits are not part of the power-down logic discussion and therefore are not covered here. For information on these other
bit fields in the CSR register, see the TMS320C6000 CPU and Instruction Set Reference Guide (literature number SPRU189).
Figure 10. PWRD Field of the CSR Register
A delay of up to nine clock cycles may occur after the instruction that sets the PWRD bits in the CSR before the
PD mode takes effect. As best practice, NOPs should be padded after the PWRD bits are set in the CSR to account
for this delay.
If PD1 mode is terminated by a non-enabled interrupt, the program execution returns to the instruction where
PD1 took effect. If PD1 mode is terminated by an enabled interrupt, the interrupt service routine will be executed
first, then the program execution returns to the instruction where PD1 took effect. In the case with an enabled
interrupt, the GIE bit in the CSR and the NMIE bit in the interrupt enable register (IER) must also be set in order
for the interrupt service routine to execute; otherwise, execution returns to the instruction where PD1 took effect
upon PD1 mode termination by an enabled interrupt.
PD2 and PD3 modes can only be aborted by device reset. Table 32 summarizes all the power-down modes.
Table 32. Characteristics of the Power-Down Modes
PRWD FIELD
(BITS 1510)
POWER-DOWN
MODE
WAKE-UP METHOD
EFFECT ON CHIP’S OPERATION
000000
No power-down
—
001001
PD1
Wake by an enabled interrupt
CPU halted (except for the interrupt logic)
Power-down mode blocks the internal clock inputs at the
010001
PD1
Wake by an enabled or
non-enabled interrupt
Power-down mode blocks the internal clock inputs at the
boundary of the CPU, preventing most of the CPU’s logic from
switching. During PD1, EDMA transactions can proceed
between peripherals and internal memory.
011010
PD2
Wake by a device reset
Output clock from PLL is halted, stopping the internal clock
structure from switching and resulting in the entire chip being
halted. All register and internal RAM contents are preserved. All
functional I/O “freeze” in the last state when the PLL clock is
turned off.
When entering PD2 and PD3, all functional I/O remains in the previous state. However, for peripherals which are asynchronous in nature or
peripherals with an external clock source, output signals may transition in response to stimulus on the inputs. Under these conditions,
peripherals will not operate according to specifications.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TAJX157M010RNJ | CAP TANT 150UF 10V 20% 2917 |
| JWS5024/A | POWER SUP 50W 24V 2.2A ENCLOSED |
| VE-J3D-IZ | CONVERTER MOD DC/DC 85V 25W |
| 2200LL-100-H-RC | INDUCTOR TOROID 10UH 15% HORIZ |
| EEM06DTKH-S288 | CONN EDGECARD 12POS .156 EXTEND |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TMS320C6415TBZLZW7 | 制造商:Texas Instruments 功能描述: |
| TMS320C6415TGLZ1 | 制造商:Rochester Electronics LLC 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSOR - Bulk |
| TMS320C6415TGLZ6 | 制造商:Rochester Electronics LLC 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSOR - Bulk 制造商:Texas Instruments 功能描述: |
| TMS320C6415TGLZ7 | 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC Fixed-Pt Dig Sig Proc RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT |
| TMS320C6415TGLZ8 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Texas Instruments 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。