參數(shù)資料
型號(hào): TMS320LC545
廠商: Texas Instruments, Inc.
元件分類: 數(shù)字信號(hào)處理
英文描述: Digital Signal Processors(20/25ns指令周期, 高性能,大并行度,特殊指令集可有效實(shí)現(xiàn)多種復(fù)雜算法及應(yīng)用的DSP)
中文描述: 數(shù)字信號(hào)處理器(20/25ns指令周期,高性能,大并行度,特殊指令集可有效實(shí)現(xiàn)多種復(fù)雜算法及應(yīng)用的數(shù)字信號(hào)處理器)
文件頁數(shù): 22/107頁
文件大?。?/td> 2149K
代理商: TMS320LC545
TMS320C54x, TMS320LC54x
FIXED-POINT DIGITAL SIGNAL PROCESSORS
SPRS039A – FEBRUARY 1996 – REVISED JULY 1997
19
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251–1443
compare, select and store unit (CSSU)
The compare, select and store unit (CSSU) performs maximum comparisons between the accumulator’s high
and low word, allows the test/control (TC) flag bit of status register 0 (ST0) and the transition (TRN) register
to keep their transition histories, and selects the larger word in the accumulator to be stored in data memory.
The CSSU also accelerates Viterbi-type butterfly computation with optimized on-chip hardware.
program control
Program control is provided by several hardware and software mechanisms:
The program controller decodes instructions, manages the pipeline, stores the status of operations, and
decodes conditional operations. Some of the hardware elements included in the program controller are the
program counter, the status and control register, the stack, and the address-generation logic.
Some of the software mechanisms used for program control include branches, calls, conditional
instructions, a repeat instruction, reset, and interrupts.
power-down modes
There are three power-down modes, activated by the IDLE1, IDLE2, and IDLE3 instructions. In these modes,
the ’C54x/’LC54x devices enter a dormant state and dissipate considerably less power than in normal operation.
The IDLE1 instruction is used to shut down the CPU. The IDLE2 instruction is used to shut down the CPU and
on-chip peripherals. The IDLE3 instruction is used to shut down the ’C54x/’LC54x processor completely. This
instruction stops the PLL circuitry as well as the CPU and peripherals.
bus structure
The ’C54x/’LC54x device architecture is built around eight major 16-bit buses:
One program-read bus (PB), which carries the instruction code and immediate operands from program
memory
Two data-read buses (CB, DB) and one data-write bus (EB), which interconnect to various elements, such
as the CPU, data-address generation logic, program-address generation logic, on-chip peripherals, and
data memory
The CB and DB carry the operands read from data memory.
The EB carries the data to be written to memory.
Four address buses (PAB, CAB, DAB, and EAB), which carry the addresses needed for instruction
execution
The ’C54x/’LC54x devices have the capability to generate up to two data-memory addresses per cycle, which
are stored into two auxiliary register arithmetic units (ARAU0 and ARAU1).
The PB can carry data operands stored in program space (for instance, a coefficient table) to the multiplier for
multiply/accumulate operations or to a destination in data space for the data move instruction. This capability
allows implementation of single-cycle three-operand instructions such as FIRS.
The ’C54x/’LC54x devices also have an on-chip bidirectional bus for accessing on-chip peripherals; this bus
is connected to DB and EB through the bus exchanger in the CPU interface. Accesses using this bus can require
more than two cycles for reads and writes depending on the peripheral’s structure.
The ’C54x/’LC54x devices can have bus keepers connected to the data bus. Bus keepers ensure that the data
bus does not float. When bus keepers are enabled, the data bus maintains its previous level. Setting bit 1 of
the bank switching control register (BSCR) enables bus keepers and clearing bit 1 disables the bus keepers.
A reset automatically disables the bus keepers.
A
相關(guān)PDF資料
PDF描述
TMS320LC546 Digital Signal Processors(20/25ns指令周期, 高性能,大并行度,特殊指令集可有效實(shí)現(xiàn)多種復(fù)雜算法及應(yīng)用的DSP)
TMS320LC57S Digital Signal Processors(35/50ns指令周期,并行邏輯單元,可編程PLL,全雙工同步串行口的DSP)
TMS320UVC5409 Fixed-Point Digital Signal Processor(定點(diǎn)DSP)
TMS320VC203 Digital Signal Processors(50ns指令周期, 空閑狀態(tài)CPU全關(guān)斷,先進(jìn)的外圍,多種PLL可選)
TN-83 MICROWAVE NOISE TUBES & NOISE SOURCES
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMS320LC545APBK-50 功能描述:IC FIXED POINT DSP 128-LQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號(hào)處理器) 系列:TMS320C54x 標(biāo)準(zhǔn)包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點(diǎn) 接口:I²C,McASP,McBSP 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA(27x27) 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
TMS320LC545APBK-66 功能描述:IC FIXED POINT DSP 128-LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號(hào)處理器) 系列:TMS320C54x 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA(20x20) 包裝:托盤
TMS320LC546APZ-50 功能描述:IC FIXED POINT DSP 100-LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號(hào)處理器) 系列:TMS320C54x 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA(20x20) 包裝:托盤
TMS320LC546APZ-66 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述:
TMS320LC548GGU-66 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC Dig Signal Proc RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT