參數(shù)資料
型號: TMS320M642AZNZ7
廠商: Texas Instruments, Inc.
英文描述: 1A, 52kHz (250kHz Max) Current Mode PWM Control Circuit with 16V UVLO Threshold and 48% Max Duty Cycle; Package: SOIC 14 LEAD; No of Pins: 14; Container: Tape and Reel; Qty per Container: 2500
中文描述: 視頻/影像定點數(shù)字信號處理器
文件頁數(shù): 88/123頁
文件大?。?/td> 1205K
代理商: TMS320M642AZNZ7
www.ti.com
6.5.2
Test Load Circuit
Transmission Line
4.0 pF
1.85 pF
Z0 = 50
(Α)
Tester Pin Electronics
Data Sheet Timing Reference Point
Output
Under
Test
42
3.5 nH
Device Pin
(B)
6.5.3
Device Clock Table
TMS320F2808, TMS320F2806
TMS320F2801, UCD9501
Digital Signal Processors
SPRS230F–OCTOBER 2003–REVISED SEPTEMBER 2005
This test load circuit is used to measure all switching characteristics provided in this document.
A.
Input requirements in this data sheet are tested with an input slew rate of < 4 Volts per nanosecond (4 V/ns) at the
device pin.
The data sheet provides timing at the device pin. For output timing analysis, the tester pin electronics and its
transmission line effects must be taken into account. A transmission line with a delay of 2 ns or longer can be used to
produce the desired transmission line effect. The transmission line is intended as a load only. It is not necessary to
add or subtract the transmission line delay (2 ns or longer) from the data sheet timing.
B.
Figure 6-3. 3.3-V Test Load Circuit
This section provides the timing requirements and switching characteristics for the various clock options
available on the 280x DSPs.
Table 6-5
lists the cycle times of various clocks.
Table 6-5. TMS320x280x Clock Table and Nomenclature
MIN
28.6
20
10
NOM
MAX
UNIT
ns
MHz
ns
MHz
ns
MHz
ns
MHz
ns
MHz
ns
MHz
ns
MHz
t
c(OSC)
, Cycle time
Frequency
t
c(CI)
, Cycle time
Frequency
t
c(SCO)
, Cycle time
Frequency
t
c(XCO)
, Cycle time
Frequency
t
c(HCO)
, Cycle time
Frequency
t
c(LCO)
, Cycle time
Frequency
t
c(ADCCLK)
, Cycle time
Frequency
50
35
On-chip oscillator
clock
250
100
500
100
2000
100
XCLKIN
(1)
4
10
2
10
0.5
10
SYSCLKOUT
XCLKOUT
20
(3)
50
(3)
40
(3)
25
(3)
HSPCLK
(2)
100
10
LSPCLK
(2)
100
80
ADC clock
12.5
(1)
(2)
(3)
This also applies to the X1 pin if a 1.8-V oscillator is used.
Lower LSPCLK and HSPCLK will reduce device power consumption.
This is the default reset value if SYSCLKOUT = 100 MHz.
88
Electrical Specifications
相關(guān)PDF資料
PDF描述
TMS320C1X DIGITAL SIGNAL PROCESSORS
TMS320C6211JA120 FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMS320C6211JA150 FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMS320C6211JA167 FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMS320C6211N100 FIXED-POINT DIGITAL SIGNAL PROCESSORS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMS320M643AGDK5 制造商:Texas Instruments 功能描述:DSP FIX PT 32BIT 500MHZ 4000MIPS 548FCBGA - Trays
TMS320M643AGDK6 制造商:Texas Instruments 功能描述:DSP FIX PT 32BIT 600MHZ 4000MIPS 548FCBGA - Trays
TMS320M643AGNZ5 制造商:Texas Instruments 功能描述:TMS320DM643 548PIN FCBGA 500 MHZ PG2.0 - Trays
TMS320M643AGNZ6 制造商:Texas Instruments 功能描述:TMS320DM643 548PIN FCBGA 600 MHZ PG2.0 - Trays
TMS320P14 制造商:TI 制造商全稱:Texas Instruments 功能描述:DIGITAL SIGNAL PROCESSORS