參數(shù)資料
型號: TMS320M642AZNZ7
廠商: Texas Instruments, Inc.
英文描述: 1A, 52kHz (250kHz Max) Current Mode PWM Control Circuit with 16V UVLO Threshold and 48% Max Duty Cycle; Package: SOIC 14 LEAD; No of Pins: 14; Container: Tape and Reel; Qty per Container: 2500
中文描述: 視頻/影像定點(diǎn)數(shù)字信號處理器
文件頁數(shù): 96/123頁
文件大?。?/td> 1205K
代理商: TMS320M642AZNZ7
www.ti.com
WAKE INT
(A)
XCLKOUT
Addres/Data
(internal)
t
d(WAKEIDLE)
t
w(WAKEINT)
TMS320F2808, TMS320F2806
TMS320F2801, UCD9501
Digital Signal Processors
SPRS230F–OCTOBER 2003–REVISED SEPTEMBER 2005
6.8.4
Low-Power Mode Wakeup Timing
Table 6-14
shows the timing requirements,
Table 6-15
shows the switching characteristics, and
Figure 6-11
shows the timing diagram for IDLE mode.
Table 6-14. IDLE Mode Timing Requirements
(1)
MIN
NOM
MAX
UNIT
Without input qualifier
With input qualifier
2t
c(SCO)
5t
c(SCO)
+ t
w(IQSW)
t
w(WAKE-INT)
Pulse duration, external wake-up signal
cycles
(1)
For an explanation of the input qualifier parameters, see
Table 6-13
.
Table 6-15. IDLE Mode Switching Characteristics
(1)
PARAMETER
Delay time, external wake signal to pro-
gram execution resume
(2)
TEST CONDITIONS
MIN
TYP
MAX
UNIT
Without input qualifier
With input qualifier
Without input qualifier
With input qualifier
Without input qualifier
With input qualifier
20t
c(SCO)
cycles
Wake-up from Flash
Flash module in active state
20t
c(SCO)
+ t
w(IQSW)
1050t
c(SCO)
1050t
c(SCO)
+ t
w(IQSW)
t
d(WAKE-IDLE)
cycles
Wake-up from Flash
Flash module in sleep state
20t
c(SCO)
cycles
Wake-up from SARAM
20t
c(SCO)
+ t
w(IQSW)
(1)
(2)
For an explanation of the input qualifier parameters, see
Table 6-13
.
This is the time taken to begin execution of the instruction that immediately follows the IDLE instruction. execution of an ISR (triggered
by the wake up) signal involves additional latency.
A.
WAKE INT can be any enabled interrupt, WDINT, XNMI, or XRS.
Figure 6-11. IDLE Entry and Exit Timing
Table 6-16. STANDBY Mode Timing Requirements
TEST CONDITIONS
Without input qualification
With input qualification
(1)
MIN
NOM
MAX
UNIT
3t
c(OSCCLK)
t
w(WAKE-
INT)
Pulse duration, external
wake-up signal
cycles
(2 + QUALSTDBY) * t
c(OSCCLK)
(1)
QUALSTDBY is a 6-bit field in the LPMCR0 register.
Electrical Specifications
96
相關(guān)PDF資料
PDF描述
TMS320C1X DIGITAL SIGNAL PROCESSORS
TMS320C6211JA120 FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMS320C6211JA150 FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMS320C6211JA167 FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMS320C6211N100 FIXED-POINT DIGITAL SIGNAL PROCESSORS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMS320M643AGDK5 制造商:Texas Instruments 功能描述:DSP FIX PT 32BIT 500MHZ 4000MIPS 548FCBGA - Trays
TMS320M643AGDK6 制造商:Texas Instruments 功能描述:DSP FIX PT 32BIT 600MHZ 4000MIPS 548FCBGA - Trays
TMS320M643AGNZ5 制造商:Texas Instruments 功能描述:TMS320DM643 548PIN FCBGA 500 MHZ PG2.0 - Trays
TMS320M643AGNZ6 制造商:Texas Instruments 功能描述:TMS320DM643 548PIN FCBGA 600 MHZ PG2.0 - Trays
TMS320P14 制造商:TI 制造商全稱:Texas Instruments 功能描述:DIGITAL SIGNAL PROCESSORS