- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385942 > TNETA1611 (Texas Instruments, Inc.) STS-12c/STM-4 Receiver/Transimitter(STS-12C/STM-4接收/傳送器) PDF資料下載
參數(shù)資料
| 型號(hào)： | TNETA1611 |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | STS-12c/STM-4 Receiver/Transimitter(STS-12C/STM-4接收/傳送器) |
| 中文描述： | STS-12c/STM-4接收器/ Transimitter（STS-12C/STM-4接收/傳送器） |
| 文件頁數(shù)： | 5/9頁 |
| 文件大?。?/td> | 189K |
| 代理商： | TNETA1611 |
TNETA1611
STS-12c/STM-4 RECEIVER/TRANSMITTER
SDNS035E – AUGUST 1995 – REVISED JUNE 1996
5
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
Terminal Functions (Continued)
receive parallel interface
TERMINAL
I/O
DESCRIPTION
NAME
NO.
OOF
50
I
(TTL)
Out of frame. OOF is generated by subsequent processing elements to control bit
alignment in the TNETA1611. When OOF goes high, the TNETA1611 begins a search
of the received data for a string of 12 consecutive A1 bytes (i.e., 12 F6s). Once this
sequence is found, the TNETA1611 aligns the byte-wide output data with the A1-byte
boundaries. The TNETA1611 does not realign the output when the OOF is low.
Receive parallel clock. RPCK accompanies the data on RPD0–RPD7 for timing
purposes.
RPCK
64
O
(TTL)
RPD0–RPD7
65 – 68,
71 – 74
O
(TTL)
Receive parallel (byte-wide) data. RPD0–RPD7 are valid on the rising edge of RPCK.
transmit parallel interface
TERMINAL
I/O
DESCRIPTION
NAME
NO.
RTNCK
43
I
(TTL)
Return clock. RTNCK accompanies data on TPDO–TPD7 such that the data is read into
the TNETA1611 on low-to-high transitions of RTNCK. RTNCK can be tied to TPCK if
timing requirements between TPCK and TPD0–TPD7 can be met.
TPCK
59
O
(TTL)
Transmit clock. TPCK is an output to subsequent processing elements that coordinates
data transfers on TPD0–TPD7.
TPD0–TPD7
51 – 58
I
(TTL)
Transmit parallel (byte-wide) data. TPD0–TPD7 is read into the TNETA1611 on
low-to-high transitions of RTNCK.
miscellaneous signals
TERMINAL
I/O
DESCRIPTION
NAME
NO.
GND1
31, 33, 34, 38,
45, 48, 61, 62,
70, 78, 84, 88,
92, 93, 95
Ground. GND1 is the 0-V reference for TTL circuits.
GND2
2, 7, 10, 14,
25
Ground. GND2 is the 0-V reference for PECL circuits.
NC
37, 76, 87
No connection. Leave open.
TEST
11
Manufacturing test. Leave open.
THGND
1, 9, 13, 18,
22, 26, 27, 32,
40, 41, 42, 46,
80, 81, 82, 83,
86, 94, 96, 97,
98, 99, 100
Thermal ground. THGND terminals are used as thermal connections to the board ground
plane. There is no electrical connection in the TNETA1611.
VCC1
28, 35, 36 39,
47, 49, 60, 63,
69 75, 79, 85
89, 90, 91
Supply voltage. VCC1 is the 5 V
±
5 % supply for TTL circuits.
VCC2
8, 12, 15, 19
Supply voltage. VCC2 is the 5 V
±
5 % supply for PECL circuits.
P
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TNETA1630 | 622.08-MHz Clock-Recovery Device(622.08-MHz時(shí)鐘發(fā)生裝置) |
| TO-252 | TO-252 (MP-3Z) |
| TODX2402 | FIBER OPTIC TRANSCEIVING MODULE |
| TOLD9321 | VLD Telchnical Data |
| TOLD9321F | VLD Telchnical Data |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TNETA1611PCA | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ATM/SONET Transceiver |
| TNETA1622 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:622.08-MHz CLOCK-RECOVERY DEVICE |
| TNETA1622DW | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Clock/Data Recovery |
| TNETA1630DW | 制造商:Texas Instruments 功能描述: |
| TNETC400E-CM | 制造商:Texas Instruments 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。