- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98282 > TPS54310PWPRG4 (TEXAS INSTRUMENTS INC) 6 A SWITCHING REGULATOR, 762 kHz SWITCHING FREQ-MAX, PDSO20 PDF資料下載
參數(shù)資料
| 型號： | TPS54310PWPRG4 |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 穩(wěn)壓器 |
| 英文描述： | 6 A SWITCHING REGULATOR, 762 kHz SWITCHING FREQ-MAX, PDSO20 |
| 封裝： | GREEN, PLASTIC, HTSSOP-20 |
| 文件頁數(shù)： | 4/19頁 |
| 文件大?。?/td> | 463K |
| 代理商： | TPS54310PWPRG4 |
www.ti.com
VBIAS Regulator (VBIAS)
DETAILED DESCRIPTION
Under Voltage Lock Out (UVLO)
Slow-Start/Enable (SS/ENA)
Voltage Reference
Oscillator and PWM Ramp
SWITCHING FREQUENCY +
100 kW
R
500 kHz
(5)
t
d +
C
(SS)
1.2 V
5 mA
(3)
t
(SS) +
C
(SS)
0.7 V
5 mA
(4)
SLVS412D – DECEMBER 2001 – REVISED FEBRUARY 2007
The VBIAS regulator provides internal analog and
digital blocks with a stable supply voltage over
variations in junction temperature and input voltage.
The
TPS54310
incorporates
an
under
voltage
A high quality, low-ESR, ceramic bypass capacitor is
lockout circuit to keep the device disabled when the
required on the VBIAS pin. X7R or X5R grade
input voltage (VIN) is insufficient. During power up,
dielectrics are recommended because their values
internal circuits are held inactive until VIN exceeds
are more stable over temperature. The bypass
the nominal UVLO threshold voltage of 2.95 V. Once
capacitor should be placed close to the BVIAS pin
the UVLO start threshold is reached, device start-up
and returned to AGND. External loading on VBIAS is
begins. The device operates until VIN falls below the
allowed, with the caution that internal circuits require
nominal UVLO stop threshold of 2.8 V. Hysteresis in
a minimum BVIAS of 2.7 V, and external loads on
the UVLO comparator, and a 2.5-s rising and falling
VBIAS with ac or digital switching noise may
edge deglitch circuit reduce the likelihood of shutting
degrade performance. The VBIAS pin may be useful
the device down due to noise on VIN.
as a reference voltage for external circuits.
The slow-start/enable pin provides two functions;
The voltage reference system produces a precise
first, the pin acts as an enable (shutdown) control by
Vref signal by scaling the output of a temperature
keeping the device turned off until the voltage
stable bandgap circuit. During manufacture, the
exceeds the start threshold voltage of approximately
bandgap and scaling circuits are trimmed to produce
1.2 V. When SS/ENA exceeds the enable threshold,
0.891 V at the output of the error amplifier, with the
device start up begins. The reference voltage fed to
amplifier connected as a voltage follower. The trim
the error amplifier is linearly ramped up from 0 V to
procedure adds to the high precision regulation of
0.891 V in 3.35 ms. Similarly, the converter output
the TPS54310, since it cancels offset errors in the
voltage reaches regulation in approximately 3.35 ms.
scale and error amplifier circuits
Voltage hysteresis and a 2.5-s falling edge deglitch
circuit reduce the likelihood of triggering the enable
due to noise.
The oscillator frequency can be set to internally fixed
The second function of the SS/ENA pin provides an
values of 350 kHz or 550 kHz using the SYNC pin as
external means of extending the slow-start time with
a static digital input. If a different frequency of
a low-value capacitor connected between SS/ENA
operation is required for the application, the oscillator
and AGND. Adding a capacitor to the SS/ENA pin
frequency can be externally adjusted from 280 kHz
has two effects on start-up. First, a delay occurs
to 700 kHz by connecting a resistor to the RT pin to
between release of the SS/ENA pin and start up of
ground and floating the SYNC pin. The switching
the output. The delay is proportional to the slow-start
frequency is approximated by the following equation,
capacitor value and lasts until the SS/ENA pin
where R is the resistance from RT to AGND:
reaches the enable threshold. The start-up delay is
approximately:
External synchronization of the PWM ramp is
possible over the frequency range of 330 kHz to
Second, as the output becomes active, a brief
700 kHz by driving a synchronization signal into
ramp-up at the internal slow-start rate may be
SYNC and connecting a resistor from RT to AGND.
observed before the externally set slow-start rate
Choose an RT resistor that sets the free-running
takes control and the output rises at a rate
frequency to 80% of the synchronization signal.
proportional
to
the
slow-start
capacitor.
The
summarizes
the
frequency
selection
slow-start time set by the capacitor is approximately:
configurations.
The actual slow-start is likely to be less than the
above approximation due to the brief ramp-up at the
internal rate.
12
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TPS54320RHLR | SWITCHING REGULATOR, 1320 kHz SWITCHING FREQ-MAX, PQCC14 |
| TPS54320RHL | SWITCHING REGULATOR, PQCC14 |
| TPS54327DDAR | 5.7 A SWITCHING REGULATOR, 700 kHz SWITCHING FREQ-MAX, PDSO8 |
| TPS54328DDA | 5.7 A SWITCHING REGULATOR, 700 kHz SWITCHING FREQ-MAX, PDSO8 |
| TPS54328DDAR | 5.7 A SWITCHING REGULATOR, 700 kHz SWITCHING FREQ-MAX, PDSO8 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TPS54310-Q1 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:3-V TO 6-V INPUT, 3-A OUTPUT SYNCHRONOUS-BUCK PWM SWITCHER WITH INTERRATED FERs (SWIFT) |
| TPS54310QPWPRQ1 | 功能描述:直流/直流開關(guān)調(diào)節(jié)器 3V-6Vin 3A Output Synch-Buck PWM Sw RoHS:否 制造商:International Rectifier 最大輸入電壓:21 V 開關(guān)頻率:1.5 MHz 輸出電壓:0.5 V to 0.86 V 輸出電流:4 A 輸出端數(shù)量: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFN 4 x 5 |
| TPS54311 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:3-V TO 6-V INPUT, 3-A OUTPUT SYNCHRONOUS-BUCK PWM SWITCHER WITH INTEGRATED FETs |
| TPS54311-EP | 制造商:TI 制造商全稱:Texas Instruments 功能描述:3-V TO 6-V INPUT, 3-A OUTPUT SYNCHRONOUS-BUCK PWM SWITCHER WITH INTEGRATED FETs (SWIFTa?￠) |
| TPS54311MPWPREP | 功能描述:直流/直流開關(guān)調(diào)節(jié)器 Mil Enh 3V-6V 3A Out Synch-Buck PWM Sw RoHS:否 制造商:International Rectifier 最大輸入電壓:21 V 開關(guān)頻率:1.5 MHz 輸出電壓:0.5 V to 0.86 V 輸出電流:4 A 輸出端數(shù)量: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFN 4 x 5 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。