參數(shù)資料
型號(hào)： TS68040VR33A
廠商： ATMEL CORP
元件分類： 微控制器/微處理器
英文描述： Third- Generation 32-bit Microprocessor
中文描述： 32-BIT, 33 MHz, MICROPROCESSOR, CPGA179
封裝： CERAMIC, PGA-179
文件頁(yè)數(shù)： 41/49頁(yè)
文件大?。?/td> 1637K
代理商： TS68040VR33A
41
TS68040
2116A–HIREL–09/02
Address Translation Cache
An integral part of the translation function previously described is the dual cache mem-
ory that stores recently used logical-to-physical address translation information (page
descriptors) for instruction and date accesses. These caches are 64-entry, four-way, set
associative. Each ATC compare the logical address of the incoming access against its
entries. If one of the entries matches, there is a hit, and the ATC sends the physical
address to the bus controller, which then starts the external bus cycle (provided there
was no hit in the corresponding cache for the access).
Translation Tables
The translation tables of the TS68040 have a three level tree structure and reside in
main memory. Since only a portion of the complete tree needs to exist at any one time,
the tree structure minimizes the amount of memory necessary to set up the tables for
most programs. As shown in Figure 20, either the user root pointer or the supervisor root
pointer points to the first level table, depending on the values of the function code for an
access. Table entries at the second level of the tree (pointer tables) contain pointers to
the third level (page tables). Entries in the page tables contain either page descriptors or
indirect pointers to page descriptors. The mechanism for performing table search opera-
tions uses portions of the logical address (as indices) at each level of the search. All
addresses in the translation table entries are physical addresses.
Figure 22.
Translation Table Structure
There are two variations of table searches for both 4K and 8K page sizes: normal
searches and indirect searches. An indirect search differs in that the entry in the third
level page table contains a pointer to a page descriptor rather than the page descriptor
itself.
Entries in the translation tables contain control and status information on addition to the
physical address information. Control bits specify write protection, limit access to super-
visor only, and determine cachability of data in each memory page. Each page
descriptor also has two user-programmable bits that appear on the UPA0 and UPA1 sig-
nals during an external access for use as address modifier bits.
相關(guān)PDF資料
PDF描述
TS68040DESC01XCA Third- Generation 32-bit Microprocessor
TS68040DESC01YCA Third- Generation 32-bit Microprocessor
TS68040DESC02ZCA Third- Generation 32-bit Microprocessor
TS68040DESC01ZCA Third- Generation 32-bit Microprocessor
TS68040DESC02XCA Third- Generation 32-bit Microprocessor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TS68230 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:HMOS PARALLEL INTERFACE/TIMER
TS68230CFN10 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:HMOS PARALLEL INTERFACE/TIMER
TS68230CFN8 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:HMOS PARALLEL INTERFACE/TIMER
TS68230CP10 制造商:STME 功能描述:
TS68230CP8 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:HMOS PARALLEL INTERFACE/TIMER
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*