- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373714 > TS68302DESC01QYA (ATMEL CORP) Integrated Multiprotocol Processor IMP PDF資料下載
參數(shù)資料
| 型號： | TS68302DESC01QYA |
| 廠商： | ATMEL CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | Integrated Multiprotocol Processor IMP |
| 中文描述： | 16-BIT, 16.67 MHz, RISC MICROCONTROLLER, CQFP132 |
| 封裝： | CERAMIC, QFP-132 |
| 文件頁數(shù)： | 40/47頁 |
| 文件大?。?/td> | 1149K |
| 代理商： | TS68302DESC01QYA |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁當(dāng)前第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁
40
TS68302
2117A–HIREL–11/02
detection of frames that are too long,
programmable 0 - 15 FLAGS between successive frames,
automatic retransmission in case of collision.
The SCC BISYNC mode key features are as follows:
flexible data buffers,
eight control recognition registers,
automatic SYNC1 and SYNC2 detection,
SYNC/DLE stripping and insertion,
CRC-16 and LRC generation/checking,
parity (VRC) generation/checking,
supports BISYNC transparent operation (use of DLE characters),
supports promiscuous (totally transparent) reception and transmission,
maintains parity error counter,
external SYNC support,
reverse data mode.
The SCC DDCMP mode key features are as follows:
synchronous and asynchronous DDCMP links supported,
flexible data buffers,
four address comparison registers with mask,
automatic frame synchronization,
automatic message synchronization by searching for SOH, ENQ, or DLE,
CRC-16 generation/checking,
NRZ/NRZI data encoding,
maintenance of four 16-bit error counters.
The SCC V.110 mode key features are as follows:
provides synchronization and reception of 80-bit frames,
automatic detection of framing errors,
allows transmission of the 80-bit frame.
The SCC UART mode key features are as follows:
flexible message-oriented data buffers,
multidrop operation,
receiver wakeup on idle line or address mode,
eight control character comparison registers,
two address comparison registers,
four 16-bit error counters,
programmable data length (7 - 8 bits),
programmable 1 or 2 stop bits with fractional stop bits,
even/odd/force/no parity generation,
even/odd/no parity check,
frame error, noise error, break, and idle detection,
transmits idle and break sequences,
freeze transmission option,
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TS68302VA16 | Integrated Multiprotocol Processor IMP |
| TS68302 | Integrated Multiprotocol Processor IMP |
| TS68302MR16 | Integrated Multiprotocol Processor IMP |
| TS68302VR16 | Integrated Multiprotocol Processor IMP |
| TS68302MA16 | CABLE ASSEMBLY; LEAD-FREE SOLDER; MINI UHF MALE TO SMA MALE; 50 OHM, RG58C/U COAX; 12" CABLE LENGTH |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TS68302MA16 | 制造商:e2v technologies 功能描述:68302 INTEGRATED MULTI-PROTOCOL PROCESSOR - 16MHZ, 5.0V, CQFP, MIL TEMP 制造商:e2v technologies 功能描述:MPU TS68000 RISC 16BIT HCMOS 16MHZ 132CQFP - Trays |
| TS68302MA1B/C16 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Integrated Multiprotocol Processor IMP |
| TS68302MA1B/T16 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Integrated Multiprotocol Processor IMP |
| TS68302MAB/C16 | 制造商:e2v technologies 功能描述:MPU TS68000 RISC 16BIT HCMOS 16.67MHZ 132CQFP - Trays 制造商:e2v technologies 功能描述:TS68302MAB/C16 - Trays |
| TS68302MR1-16 | 制造商:e2v technologies 功能描述:TS68302MR1-16 - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。