- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373714 > TS68302VR16 (ATMEL CORP) Integrated Multiprotocol Processor IMP PDF資料下載
參數(shù)資料
| 型號： | TS68302VR16 |
| 廠商： | ATMEL CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | Integrated Multiprotocol Processor IMP |
| 中文描述： | 16-BIT, 16.67 MHz, RISC MICROCONTROLLER, CPGA132 |
| 封裝： | CERAMIC, PGA-132 |
| 文件頁數(shù)： | 38/47頁 |
| 文件大小： | 1149K |
| 代理商： | TS68302VR16 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁當(dāng)前第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁
38
TS68302
2117A–HIREL–11/02
System Control
The IMP system control consists of a system control register (SCR) containing bits for
the following system control functions:
system status and control logic,
bus arbitration logic with low interrupt latency,
hardware watchdog,
low power (standby) modes,
disable CPU logic (68000),
freeze control for debugging on-chip peripherals,
AS control during read-modify-write cycles.
System Control Register
The SCR is a 32-bit register that consists of system status and control bits, a bus arbiter
control bit, hardware watchdog control bits, low power control bits, and freeze select
bits. The eight most significant bits of the SCR report events recognized by the system
control logic and set the corresponding bit in the SCR.
The low power modes are used, when no processing is required from the 68000/68008
core, to reduce the system power consumption to its minimum value. The low power
modes may be exited by an interrupt from an on-chip peripheral.
Disable CPU Logic (68000)
This control allows an external processor direct connection to the bus and to the IMP’s
peripherals while the on-chip 68000 core is disabled. Entered during a system reset
(RESET and HALT asserted together), this mode configures the IMP on-chip peripher-
als for use with other TS68032 units or other processors and is an effective
configuration for systems needing more than three SCCs.
Freeze Control
This control is used to freeze the activity of selected peripherals and to debug systems.
The IMP freezes its activity with no new interrupt requests, no memory accesses (inter-
nal or external), and no access of the serial channels. The IDMA controller completes
any bus cycle in progress and releases bus ownership. No further bus cycles will be
started as long as FRZ remains asserted.
DRAM Refresh Controller
The CP main (RISC) controller can optionally handle the dynamic RAM (DRAM) refresh
task without any intervention from the 68000 core. The refresh request can be gener-
ated from a TS68302 timer, baud rate generator, or externally. The DRAM refresh
controller performs a standard 68000-type read cycle at programmable address
sequences, with user-provided RAS and CAS generation.
Communications
Processor
The CP in the TS68302 includes the main controller, six serial DMA channels, three
SCCs, an SCP, and two SMCs.
Host software configures each communications channel, as required by the application,
to include parameters, baud rates, physical channel interfaces desired, and interrupting
conditions. Buffer structures are set up for receive and transmit channels. Up to eight
frames may be received or transmitted without host software involvement. Selection of
the interrupt interface is also set by register bits in register space of the device.
Data is transmitted and received using the appropriate buffer descriptors and buffer data
space for a channel. The CP operates is a modified polling mode on each channel and
buffer descriptor to identify buffers awaiting transmission and channels requiring servic-
ing. The user sets a bit in the buffer descriptor of a transmit frame; when the CP polls
and detects this bit, it will begin transmission. Generally, no other action is required to
accomplish transmission.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TS68302MA16 | CABLE ASSEMBLY; LEAD-FREE SOLDER; MINI UHF MALE TO SMA MALE; 50 OHM, RG58C/U COAX; 12" CABLE LENGTH |
| TS68302DESC01QXC | Integrated Multiprotocol Processor IMP |
| TS68332VA16 | High performance 32-bit integrated microcontroller |
| TS68332VA20 | High performance 32-bit integrated microcontroller |
| TS68332VR20 | DC-DC Converter; Supply Voltage:48V; Output Voltage:2.5V; Number of Outputs:1; Power Rating:200W; Mounting Type:PC Board; Efficiency:89%; External Depth:2.40"; External Height:0.50"; External Width:2.28"; Isolation Voltage:1500V RoHS Compliant: Yes |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TS68302VR1B/C16 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Integrated Multiprotocol Processor IMP |
| TS68302VR1B/T16 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Integrated Multiprotocol Processor IMP |
| TS68332 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:High performance 32-bit integrated microcontroller |
| TS68332_05 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:High Highperformance 32-bit Integrated Microcontroller |
| TS68332DESC01XA | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:High performance 32-bit integrated microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。