參數(shù)資料
型號(hào)： TS80L188EC-13
元件分類： 16位微控制器
英文描述： 16-Bit Microprocessor
中文描述： 16位微處理器
文件頁數(shù)： 10/57頁
文件大小： 585K
代理商： TS80L188EC-13
80C186EC/188EC, 80L186EC/188EC
Table 2. Pin Descriptions
Pin Name
Pin
Type
Input
Type
Output
States
Pin Description
V
CC
P
D
D
POWER
a
5V
g
10% power supply connection
V
SS
G
D
D
GROUND
CLKIN
I
A(E)
D
CLocK INput
is the external clock input. An external
oscillator operating at two times the required processor
operating frequency can be connected to CLKIN. For
crystal operation, CLKIN (along with OSCOUT) are the
crystal connections to an internal Pierce oscillator.
OSCOUT
O
D
H(Q)
R(Q)
I(Q)
P(X)
OSCillator OUTput
is only used when using a crystal to
generate the internal clock. OSCOUT (along with CLKIN)
are the crystal connections to an internal Pierce oscillator.
This pin can not be used as 2X clock output for non-
crystal applications (i.e. this pin is not connected for non-
crystal applications).
CLKOUT
O
D
H(Q)
R(Q)
I(Q)
P(X)
CLocK OUTput
provides a timing reference for inputs and
outputs of the processor, and is one-half the input clock
(CLKIN) frequency. CLKOUT has a 50% duty cycle and
transitions every falling edge of CLKIN.
RESIN
I
A(L)
D
RESet IN
causes the processor to immediately terminate
any bus cycle in progress and assume an initialized state.
All pins will be driven to a known state, and RESOUT will
also be driven active. The rising edge (low-to-high)
transition synchronizes CLKOUT with CLKIN before the
processor begins fetching opcodes at memory location
0FFFF0H.
RESOUT
O
D
H(0)
R(1)
I(0)
P(0)
RESet OUTput
that indicates the processor is currently in
the reset state. RESOUT will remain active as long as
RESIN remains active.
PDTMR
I/O
A(L)
H(WH)
R(Z)
P(WH)
I(WH)
Power-Down TiMeR
pin (normally connected to an
external capacitor) that determines the amount of time the
processors waits after an exit from Powerdown before
resuming normal operation. The duration of time required
will depend on the startup characteristics of the crystal
oscillator.
NMI
I
A(E)
D
Non-Maskable Interrupt
input causes a TYPE-2 interrupt
to be serviced by the CPU. NMI is latched internally.
TEST/BUSY
(TEST)
I
A(E)
D
TEST
is used during the execution of the WAIT instruction
to suspend CPU operation until the pin is sampled active
(LOW). TEST is alternately known as
BUSY
when
interfacing with an 80C187 numerics coprocessor
(80C186EC only).
A19/S6/ONCE
I/O
A(L)
H(Z)
R(WH)
I(0)
P(0)
This pin drives address bit 19 during the address phase of
the bus cycle. During T2 and T3 this pin functions as
status bit 6. S6 is low to indicate CPU bus cycles and high
to indicate DMA or refresh bus cycles. During a processor
reset (RESIN active) this pin becomes the ONCE input
pin. Holding this pin low during reset will force the part into
ONCE Mode.
NOTE:
Pin names in parentheses apply to the 80C188EC/80L188EC.
10
相關(guān)PDF資料
PDF描述
TS80C194 16-Bit Microcontroller
LN80C194 16-Bit Microcontroller
LN83C194 16-Bit Microcontroller
LS80C194 16-Bit Microcontroller
LS83C194 16-Bit Microcontroller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TS-80S 制造商:Ultimate Support Systems 功能描述:Silver Original Speaker Stand 制造商:ULTIMATE SUPPORT 功能描述:ORIGINAL SPEAKER STAND SILVER
TS81 功能描述:T-STRUT 1" X 8.12" ALUMINUM RoHS:是 類別:盒，外殼，支架 >> 卡架 - 配件 系列:VectorPak™ 標(biāo)準(zhǔn)包裝:1 系列:VectorPak™ 附件類型:EFP 模塊 適用于相關(guān)產(chǎn)品:PCB
TS810 制造商:TSC 制造商全稱:Taiwan Semiconductor Company, Ltd 功能描述:Microprocessor Reset Circuit
TS81000 制造商:未知廠家 制造商全稱:未知廠家 功能描述:High Efficiency Receiver Controller for Wireless Power Systems
TS81001 制造商:未知廠家 制造商全稱:未知廠家 功能描述:High Efficiency Receiver Controller for Wireless Power Systems
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*