- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371188 > TSA5059 (NXP Semiconductors N.V.) 2.7 GHz I2C-bus controlled low phase noise frequency synthesizer PDF資料下載
參數(shù)資料
| 型號(hào)： | TSA5059 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | 2.7 GHz I2C-bus controlled low phase noise frequency synthesizer |
| 中文描述： | 2.7千兆赫的I2C控制的低相位噪聲頻率合成器總線 |
| 文件頁數(shù)： | 10/24頁 |
| 文件大小： | 151K |
| 代理商： | TSA5059 |
1999 Oct 05
10
Philips Semiconductors
Preliminary specification
2.7 GHz I
2
C-bus controlled low phase
noise frequency synthesizer
TSA5059
XT/COMP frequency output
It is possible to output either the crystal or the comparison
frequency at this pin to be used in the application, for
example to drive a second PLL synthesizer, saving a
quartz crystal in the bill of material. To output f
xtal
, it is
necessary to set bit XCE to logic 1 and bit XCS to logic 0,
or bit XCE to logic 0 and bit XCS to logic 1 during a test
mode, while to output f
comp
, it is necessary to set both
bits XCE and XCS to logic 1.
If the output signal at this pin is not used, it is
recommended to disable it, setting both bits XCE and XCS
to logic 0. Table 10 shows how this pin is programmed.
At power-on, the XT/COMP output is set, with the f
xtal
signal selected.
Prescaler enable
Even if the TSA5059 is able to work with the relation
f
comp
= step size for an input frequency up to 2.7 GHz, this
ICisdesigned tobebackward compatiblewith existingICs
for which this relation is only valid for an RF frequency up
to 2.0 GHz and in which it is necessary to select a fixed
divide-by-two prescaler for frequencies between 2.0 and
2.7 GHz.
The prescaler is selected by setting bit PE to logic 1 and
it is not in use if bit PE is set to logic 0.
For new designs, and especially if it is important to reach
a low phase noise on the controlled VCO, it is
recommended to set bit PE to logic 0, and not to use the
prescaler, allowing the comparison frequency to be equal
to the step size, whatever the RF frequency is between
64 and 2700 MHz.
Test modes
It is possible to access the test modes setting bit XCE to
logic 0 and bit XCS to logic 1. One specific test mode is
then selected using bits T2, T1 and T0, as described in
Table 10.
Table 10
XT/COMP and test mode selection; note 1
Notes
1.
2.
X = don’t care.
Status at Power-on reset.
XCE
XCS
T2
T1
T0
XT/COMP OUTPUT
TEST MODE
0
1
1
0
0
0
1
1
X
X
X
0
X
X
X
0
X
X
X
0
disabled
f
xtal
f
comp
f
xtal
normal operation
normal operation
normal operation
test operation: charge pump sink;
status byte: bit FL = 1
test operation: charge pump source;
status byte: bit FL = 0
test operation: charge pump disabled;
status byte: bit FL = 0
test operation:
1
2
f
DIV
switched to Port P0
test operation: tuning voltage (pin VT) is
off (high-impedance); note 2
0
1
0
0
1
f
xtal
0
1
0
1
0
f
xtal
0
0
1
1
0
1
1
X
1
X
f
xtal
f
xtal
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TSA5059T | 2.7 GHz I2C-bus controlled low phase noise frequency synthesizer |
| TSC2200 | PDA ANALOG INTERFACE CIRCUIT |
| TSC2200IPW | PDA ANALOG INTERFACE CIRCUIT |
| TSC2200IPWR | PDA ANALOG INTERFACE CIRCUIT |
| TSC2200IRHB | PDA ANALOG INTERFACE CIRCUIT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TSA5059A | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:2.7 GHz I2C-bus controlled low phase noise frequency synthesizer |
| TSA5059AT | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:2.7 GHz I2C-bus controlled low phase noise frequency synthesizer |
| TSA5059AT/C2,518 | 制造商:NXP Semiconductors 功能描述: |
| TSA5059ATS | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:2.7 GHz I2C-bus controlled low phase noise frequency synthesizer |
| TSA5059ATS/C1,118 | 功能描述:鎖相環(huán) - PLL 2,7GHZI2C BUS RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。